ISTANBUL TECHNICAL UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BLG 222E DIGITAL CIRCUITS LABORATORY EXPERIMENT REPORT

PROJECT NO : 1

PROJECT DATE : 26.05.2022

GROUP NO : G15

GROUP MEMBERS:

150180073 : Seyfülmülük Kutluk

150180118 : Burak Engin Aşıklar

150210734: Ahmet Barış Emre Durak

SPRING 2022

Contents

FRONT COVER

CONTENTS

1	INT	CRODUCTION	1
2	MA	TERIALS AND METHODS	1
	2.1	CPU Sequential Counter	1
	2.2	Fetch	3
	2.3	Decode	4
	2.4	BRA(x00) and $BNE(x0F)$	5
	2.5	PSH(0x0C)	8
	2.6	PUL(0x0B)	8
	2.7	LD(0x01)	9
	2.8	ST(0x02)	11
	2.9	MOV(0x03)	11
		2.9.1 • From ARF to ARF	12
		2.9.2 • From ARF to RF	12
		2.9.3 • From RF to RF	13
		2.9.4 • From RF to ARF	13
	2.10	NOT(x06),LSR(0x09),LSL(0x0A)	14
		2.10.1 • From NOT/LSR/LSL ARF to ARF	15
		2.10.2 • From NOT/LSR/LSL ARF to RF	15
		2.10.3 • From NOT/LSR/LSL RF to RF $\dots \dots \dots \dots \dots$	16
		2.10.4 • From NOT/LSR/LSL RF to ARF	16
	2.11	$INC(0x0D), DEC(0x0E) \dots \dots$	18
	2.12	$AND(x04), OR(x05), ADD(x07) \dots \dots \dots \dots \dots \dots \dots \dots$	19
		2.12.1 • From ARF AND/OR/ADD ARF to ARF	20
		2.12.2 • From ARF AND/OR/ADD ARF to RF $\dots \dots \dots$	20
		2.12.3 • From ARF AND/OR/ADD RF to RF $\dots \dots \dots$	20
		2.12.4 • From ARF AND/OR/ADD RF to ARF \dots	20
		2.12.5 • From RF AND/OR/ADD ARF to ARF $\dots \dots \dots$	20
		2.12.6 • From RF AND/OR/ADD ARF to RF \dots	20
		2.12.7 • From RF AND/OR/ADD RF to RF	20
		2.12.8 • From RF AND/OR/ADD RF to ARF	20
	2.13	SUB(x08)	21

3	RESULTS	22
4	CONCLUSION	24

1 INTRODUCTION

In this project a control unit for the system that was created in the previous project has been implemented.

This unit controls the system and sends appropriate signals to the system in order to achieve 15 different operations which are as follows: BRA, LD, ST, MOV, AND, OR, NOT, AND, SUB, LSL, LSR, PUL, PSH, INC, DEC and BNE. In order to recognize and execute these operations properly, a Sequential Counter circuit, Fetch and Decode phases are required.

2 MATERIALS AND METHODS

2.1 CPU Sequential Counter

Sequential Counter(SC) counts the clock cycle. CPU is the part where connection between aluSystem and controlUnit has been made.

CPU

```
ALUSystem _ALUSystem(
    .RF_OutASel(RF_OutASel),
   .RF OutBSel(RF OutBSel),
    .RF_FunSel(RF_FunSel),
    .RF_RegSel(RF_RegSel),
    .ALU_FunSel(ALU_FunSel),
    .ARF OutCSel(ARF OutCSel),
    .ARF_OutDSel(ARF_OutDSel),
    .ARF_FunSel(ARF_FunSel),
    .ARF_RegSel(ARF_RegSel),
    .IR_LH(IR_LH),
    .IR_Enable(IR_Enable),
    .IR_Funsel(IR_Funsel),
    .Mem WR (Mem WR),
    .Mem_CS (Mem_CS),
    .MuxASel(MuxASel),
    .MuxBSel(MuxBSel),
   .MuxCSel(MuxCSel),
    .Clock(Clock)
);
assign instructionRegister = _ALUSystem.IROut;
wire[7:0] PC;
assign PC = ALUSystem.ARF.templ;
wire[7:0] AR;
assign AR = _ALUSystem.ARF.temp2;
wire[7:0] SP;
assign SP= _ALUSystem.ARF.temp3 ;
wire[7:0] R1;
assign R1 = _ALUSystem.registerFile.temp0;
wire[7:0] R2;
assign R2 = _ALUSystem.registerFile.templ;
wire[7:0] R3;
assign R3 = _ALUSystem.registerFile.temp2 ;
wire[7:0] R4;
assign R4 = _ALUSystem.registerFile.temp3;
```

'endmodule CPU

Sequential Counter

```
module muxc (...
     module sequentialCounter(clk,reset,count);
         //define input and ouput ports
         input clk, reset;
 0
         output reg signed [3:0] count=-1;
         //always block will be executed at each and every positive edge of the clock
 0
         always@(posedge clk)
         begin
             $display("Input Values: %d", count);
 0
             if(reset) //Set Counter to Zero
                 count <= 0;
             else //count down
                 count <= count + 1;
         end
     endmodule
SC
```

2.2 Fetch

In the fetch phase, the instructions in the memory are fetched according to little endian order because memory has 8-bit output and instructions are consist of 16-bit. It is obvious that the fetch phase should occupy first 2 clock cycles, T0 and T1. When the T0 and T1 clock signals are on, control unit must open the way of memory output to the instruction register and all other registers must be disabled to prevent any unwanted data changes.

```
if(clockCycle==3'b000) begin
                                    // to
       RF RegSel=4'blll1;
       RF_FunSel=2'bl1;
        ARF_OutDSel=2'b00;
        ARF_RegSel=3'b011;
        ARF_FunSel=2'b01;
        Mem_WR=0;
       Mem_CS=0;
        IR_Enable=1;
        IR_Funsel=2'bl0;
        IR LH=1;
        reset=0;
    if(clockCycle==3'b001) begin // t1
        RF_RegSel=4'bl111;
        RF FunSel=2'bl1;
        ARF_OutCSe1=2'b00;
        ARF_OutDSel=2'b00;
        ARF_RegSel=3'b000;
        ARF_FunSel=2'b01;
       Mem_WR=0;
       Mem_CS=0;
        IR Enable=1;
        IR_Funsel=2'bl0;
        IR_LH=0;
        reset=0;
   end
end
```

Fetch

• Except IR LH All other values are same since in one clock cycle it fills first part in the other clock cycle it fills remaining.

2.3 Decode

In the decode stage, our design selects which operation is going to be executed, which functionality of the ALU is going to be used. To determines mentioned the Instruction must be broken into pieces

Instructions:

• Address Referenced Instruction

```
-Address = Instruction(0-7)
-RegSel = Instruction(8-9)
-AddressingMode = Instruction(10)
```

```
• Non-Address Referenced Instruction
 -SrcReg2 = Instruction(0-3)
 -SrcReg1 = Instruction(4-7)
 -DestReg = Instruction(8-11)
 -OpCode = Instruction(12-15)
   0;
       wire [3:0] opcodeCU;
0
        assign opcodeCU=instructionRegister[15:12];
       wire adressingModeCU;
        assign adressingModeCU=instructionRegister[10];
       wire [1:0] regselCU;
        assign regselCU=instructionRegister[9:8];
       wire [1:0] adressCU;
        assign adressCU = instructionRegister[7:0];
       wire [3:0] destreg;
        assign destreg = instructionRegister[11:8];
       wire [3:0] srcregl;
        assign srcreg1 = instructionRegister[7:4];
       wire [3:0] srcreg2;
        assign srcreg2 = instructionRegister[3:0];
       reg[3:0] ALU_Decode;
                                                            DECODE
```

2.4 BRA(x00)and BNE(x0F)

-OpCode = Instruction(12-15)

It corresponds to BRA operation if IR(15-12) (Opcode) equals selected samples after fetch and decode operations, and it corresponds to BNE operation if IR(15-12)(Opcode) equals0x0F. BRA and BNE operations are almost identical, with the exception of one slight difference. When Z is equal to 0, the BNE procedure is performed. In BRA and

BNE operations, the address reference format instructions that were already written to IR at T0 and T1 timings are used. The BRA and BNE methods only work in Immediate addressing mode, and their primary function is to move the value from the instruction's Address Field (IR(7-0)) to the Program Counter (PC).

```
case (opcodeCU)
   4'b00000: begin // BRA
        if(clockCycle==2 && adressingModeCU==1'bl) begin
            $display("BRA");
            $display("reset degisim öncesi %d", reset);
            MuxBSel = 2'b01;
            ARF RegSel = 3'b011;
            ARF FunSel = 2'b10;
            //Mem WR = 2'b1;
            Mem\ CS = 2'b1;
            IR Enable = 1'b0;
            RF RegSel = 4'bllll;
            reset=1;
            $display("reset degisim sonrasi %d",reset);
        else if(clockCycle==2 && adressingModeCU==1'b0) begin
            reset=1;
        // ilk clock cycle biti?i
   end
```

BRA CODE

The only difference is in BNE Z should be 0.

```
end
```

```
4'b1111: begin // BNE
            if(clockCycle==2 && adressingModeCU==1'b1 && Z==1'b0) begin
                $display("BNE");
                $display("reset degisim öncesi %d",reset);
                MuxBSel = 2'b01;
                ARF RegSel = 3'b011;
                ARF_FunSel = 2'b10;
                //Mem WR = 2'b1;
                Mem_CS = 2'b1;
                IR Enable = 1'b0;
                RF_RegSel = 4'blll1;
                reset=1;
                $display("reset degisim sonrasi %d",reset);
            end
            else if(clockCycle==2 && (adressingModeCU==1'b0 || Z==1'b1)) begin
                reset=1;
            // ilk clock cycle biti?i
        end
    endcase
end
```

BNE CODE



BRA

2.5 PSH(0x0C)

We write the needed register value (Rx) to the SP (Stack Pointer) address register's memory location, then reduce the SP value by one.

```
4'bl100: begin // PSH
   if(clockCycle==2) begin
        $\frac{\display}{\display}("PSH");
        ALU_FunSel = 4'b00000;
        RF_OutASel = regselCU;
        RF_RegSel = 4'blll1;
        ARF_FunSel=2'b00; //decrement SP
        ARF_RegSel=3'bll0;
        ARF_OutDSel=2'bll;
        Mem_CS=1'bl;
        Mem_WR=1'b0;
        reset=1;
        IR_Enable=0;
    end
end
```

PSH

2.6 PUL(0x0B)

To perform this action, we first increase the SP value by one, then read the value at the SP address from memory and write it to the desired Rx register:


```
4'b1011: begin // PULL
    if(clockCycle==2) begin
        $display("PULL");
        RF RegSel=4'bl111;
        ARF FunSel=2'b01;
        ARF_RegSel=3'bl10;
        ARF_OutDSel=2'bl1;
        Mem_CS=1'b1;
        reset=0;
        IR Enable=0;
    end
    if(clockCycle==3) begin
        $display("PULL");
        if(destreg[1:0] == 2'b00)
            RF RegSel = 4'b0111;
        if(destreg[1:0] == 2'b01)
            RF_RegSel = 4'bl011;
        if(destreg[1:0] == 2'bl0)
            RF_RegSel = 4'bl101;
        if(destreg[1:0] == 2'bll)
            RF RegSel = 4'bl1110;
        RF_FunSel=2'bl0;
        ARF FunSel=2'b01;
        ARF_RegSel=3'bl11;
        ARF_OutDSe1=2'b11;
        Mem CS=1'b0;
        Mem WR=1'b0;
        MuxASel=2'bl0;
        reset=1:
        IR Enable=0;
    end
                                                                        PULL
```

$2.7 \quad LD(0x01)$

If IR(15-12) (Opcode) equals 0x01 after fetch and decode operations, it corresponds to LD operation. The address reference format instructions that were already written to IR at T0 and T1 times are used in the LD operation. The basic goal of the LD operation is to determine the value based on the addressing mode and then transfer it to the chosen register destination. Two alternative addressing modes are available for LD operations. If IR(10) (addressing mode) is set to 0, the LD operation is performed in direct mode. If the value of IR(10) (addressing mode) is 1, the LD operation is performed in Immediate addressing mode.


```
4'b0001: begin // LD
    $display("Clock cyle degeri: %d", clockCycle);
    if(clockCycle==2 && adressingModeCU==1'b0) begin
        $display("LD");
        $display("reset degisim öncesi %d", reset);
        MuxASel = 2'bl0;
        ARF OutDSel = 2'bl0;
        Mem_WR = 1'b0;
        Mem CS = 1'b0;
        ARF RegSel = 3'bll1;
        IR Enable = 1'b0;
        RF_FunSel = 2'b10;
        if(regselCU == 2'b00)
            RF_RegSel = 4'b0111;
        else if(regselCU == 2'b01)
            RF_RegSel = 4'bl011;
        else if(regselCU == 2'bl0)
            RF_RegSel = 4'bl101;
        else if(regselCU == 2'bll)
            RF_RegSel = 4'blll0;
        reset=1;
        $display("reset degisim sonrasi %d",reset);
    end
    if(clockCycle==2 && adressingModeCU==1'bl) begin
        $display("LD");
        $display("reset degisim öncesi %d", reset);
        MuxASel = 2'bl0;
        ARF_OutDSel = 2'bl0;
        Mem_CS = 1'b1;
        ARF_RegSel = 3'bll1;
        IR Enable = 1'b0;
        RF_FunSel = 2'b10;
        RF_RegSel = regselCU;
        reset=1;
        $display("RF_RegSel %d", RF_RegSel);
        $display("reset degisim sonrasi %d",reset);
    end
    // ilk clock cycle biti?i
end
```

LD



$2.8 \quad ST(0x02)$

If IR(15-12) (Opcode) equals 0x02 after fetch and decode operations, it corresponds to ST operation. The ST procedure makes advantage of the address reference format instructions that were previously written to IR at T0 and T1. The primary goal of the ST operation is to transfer data from a desired register source to a memory place based on the address value in the AR, which corresponds to direct addressing mode. Only Direct addressing mode will used for ST operations.



ST

$2.9 \quad MOV(0x03)$

If Opcode is equal to 0x03 after the retrieve and decode operations, it corresponds to the MOV operation. In just one clock cycle, the MOV operation moves data from the SRCREG to the DESTREG. There are four possible data movements in this operation. It is enough to show only one of the operations in simulation because they have nearly the same simulation paramters.

2.9.1 • From ARF to ARF

2.9.2 • From ARF to RF

```
4'b0011: begin // MOV
     if(clockCycle == 2) begin
          $display("MOV operation");
          if(srcreg1[3:2] == 2'b00 && destreg[3:2] == 2'b00) begin // ARF to ARF
             ARF OutCSel = srcregl[1:0];
             MuxCSel = 1'b0;
             ALU FunSel = 4'b00000;
             MuxBSel = 2'bll;
             Mem CS = 1'b1;
              if(destreg[1:0] == 2'b00 || destreg[1:0] == 2'b01)
                  ARF RegSel = 3'b011;
              if(destreg[1:0] == 2'bl0)
                  ARF_RegSel = 3'b101;
              if(destreg[1:0] == 2'bll)
                  ARF_RegSel = 3'b110;
              IR Enable = 0;
              RF_RegSel = 4'bllll;
              ARF FunSel = 2'bl0;
              reset = 1;
          else if(srcreg1[3:2] == 2'b00 && destreg[3:2] == 2'b01) begin // ARF TO RF
             ARF OutCSel = srcregl[1:0];
             MuxASel = 2'bl0;
             Mem_CS = 1'b1;
              if(destreg[1:0] == 2'b00)
                  RF_RegSel = 4'b0111;
              if(destreg[1:0] == 2'b01)
                  RF_RegSel = 4'bl011;
              if(destreg[1:0] == 2'b10)
                  RF_RegSel = 4'bl101;
              if(destreg[1:0] == 2'bll)
                  RF_RegSel = 4'blllo;
              IR Enable = 0;
              RF_FunSel = 2'bl0;
              ARF_RegSel = 4'bllll;
```


MOV

2.9.3 • From RF to RF

2.9.4 • From RF to ARF

MOV

```
end
    else begin
        if(srcreg1[3:2] == 2'b01 && destreg[3:2] == 2'b00) begin // RF to ARF
            MuxBSel = 2'bll:
            RF OutASel = srcreg1[1:0];
            Mem_CS = 1'b1;
            if(destreg[1:0] == 2'b00 || destreg[1:0] == 2'b01)
                ARF RegSel = 3'b011;
            if(destreg[1:0] == 2'b10)
                ARF RegSel = 3'b101;
            if(destreg[1:0] == 2'b11)
                ARF_RegSel = 3'bl10;
            reset = 1;
            IR Enable = 0;
            RF_RegSel = 4'blll1;
            ARF_FunSel = 2'b10;
            ALU FunSel = 4'b00000;
        end
        else if(srcreg1[3:2] == 2'b01 && destreg[3:2] == 2'b01) begin // RF to RF
            MuxCSel = 1'bl;
            MuxASel = 2'bll;
            RF_OutASel = srcregl[1:0];
            Mem_CS = 1'b1;
            ARF RegSel = 4'bllll;
            reset = 1;
            IR_Enable = 0;
            if(destreg[1:0] == 2'b00)
                RF RegSel = 4'b0111;
            if(destreg[1:0] == 2'b01)
                RF_RegSel = 4'b1011;
            if(destreg[1:0] == 2'b10)
                RF_RegSel = 4'bl101;
            if(destreg[1:0] == 2'bll)
                RF_RegSel = 4'blll0;
            RF_FunSel = 2'b10;
            ALU_FunSel = 4'b00000;
        end
   end
end
```



$2.10 \quad NOT(x06), LSR(0x09), LSL(0x0A)$

After fetch and decode operations. We have to find from which register we are taking the value and to which register we are writing the value with spesific operations.

2.10.1 • From NOT/LSR/LSL ARF to ARF

2.10.2 • From NOT/LSR/LSL ARF to RF


```
4'b0110: begin // NOT
    if(clockCycle == 2) begin
        $display("NOT operation");
        if(srcreg1[3:2] == 2'b00 && destreg[3:2] == 2'b00) begin // ARF to ARF
            ARF OutCSel = srcregl[1:0];
           MuxCSel = 1'b0;
           ALU FunSel = 4'b0010; // NOT operation
            MuxBSel = 2'bll;
           Mem_CS = 1'b1;
            if(destreg[1:0] == 2'b00 || destreg[1:0] == 2'b01)
                ARF_RegSel = 3'b011;
            if(destreg[1:0] == 2'b10)
                ARF RegSel = 3'b101;
            if(destreg[1:0] == 2'bll)
                ARF_RegSel = 3'bl10;
            IR Enable = 0;
            RF RegSel = 4'bll11;
            ARF FunSel = 2'bl0;
            reset = 1;
        else if(srcreg1[3:2] == 2'b00 && destreg[3:2] == 2'b01) begin // ARF TO RF
            ARF OutCSel = srcregl[1:0];
           MuxCSel = 1'b0;
            ALU FunSel = 4'b0010; // NOT operation
           MuxASel = 2'bl1;
           Mem CS = 1'b1;
            if(destreg[1:0] == 2'b00)
                RF RegSel = 4'b0111;
            if(destreg[1:0] == 2'b01)
                RF_RegSel = 4'b1011;
            if(destreg[1:0] == 2'b10)
                RF_RegSel = 4'bl101;
            if(destreg[1:0] == 2'bll)
                RF_RegSel = 4'blll0;
            IR Enable = 0;
            RF FunSel = 2'bl0;
            ARF_RegSel = 4'blll1;
        end
```

NOT

2.10.3 • From NOT/LSR/LSL RF to RF

2.10.4 • From NOT/LSR/LSL RF to ARF

```
else if(srcregl[3:2] == 2'b01 && destreg[3:2] == 2'b00) begin // RF to ARF
            MuxCSel = 1'bl;
            MuxBSel = 2'bll;
            RF OutASel = srcregl[1:0];
            Mem CS = 1'b1;
             if(destreg[1:0] == 2'b00 || destreg[1:0] == 2'b01)
                 ARF RegSel = 3'b011;
             if(destreg[1:0] == 2'b10)
                 ARF RegSel = 3'b101;
             if(destreg[1:0] == 2'bll)
                 ARF RegSel = 3'b110;
             reset = 1;
             IR_Enable = 0;
             RF RegSel = 4'bllll;
            ARF FunSel = 2'bl0;
            ALU_FunSel = 4'b0010; // NOT operation
         end
         else if(srcreg1[3:2] == 2'b01 && destreg[3:2] == 2'b01) begin // RF to RF
            MuxCSel = 1'bl;
            MuxASel = 2'bl1;
            RF_OutASel = srcregl[1:0];
            Mem CS = 1'b1;
             ARF RegSel = 4'bllll;
             reset = 1;
             IR_Enable = 0;
             if(destreg[1:0] == 2'b00)
                 RF_RegSel = 4'b0111;
             if(destreg[1:0] == 2'b01)
                 RF RegSel = 4'bl011;
             if(destreg[1:0] == 2'bl0)
                 RF_RegSel = 4'bl101;
             if(destreg[1:0] == 2'bl1)
                 RF_RegSel = 4'b1110;
             RF FunSel = 2'bl0;
             ALU_FunSel = 4'b0010;
         end
    end
NOT
```




NOT

2.11 INC(0x0D), DEC(0x0E)

At the first stage of the fetch phase registers of the Register File were reset. For the increment and decrement operation register RX is going to be used. In order to use it 1 must be loaded. The initial value stored in the is 0. 1 can be loaded by using the increment functionality of the register itself.






DEC

2.12 AND(x04), OR(x05), ADD(x07)

Following the fetch and decode operations, we can investigate and combine operations with Opcodes of 0x04 (AND), 0x05 (OR), 0x07 (ADD). This is due to the fact that all of these operations have two inputs and are performed entirely in the ALU. The result is assigned to the DESTREG after an operation with SRCREG1 and SRCREG2. The following are the operations:


- SRCREG2 AND SRCREG1 DESTREG (Opcode = 0x04)
- SRCREG2 OR SRCREG1 (Opcode = 0x05) DESTREG
- SRCREG2 + SRCREG1 (Opcode = 0x07) DESTREG
- SRCREG2 SRCREG1 (Opcode = 0x08) DESTREG



- 2.12.1 From ARF AND/OR/ADD ARF to ARF
- 2.12.2 From ARF AND/OR/ADD ARF to RF
- 2.12.3 From ARF AND/OR/ADD RF to RF
- 2.12.4 From ARF AND/OR/ADD RF to ARF
- 2.12.5 From RF AND/OR/ADD ARF to ARF
- 2.12.6 From RF AND/OR/ADD ARF to RF
- 2.12.7 From RF AND/OR/ADD RF to RF
- 2.12.8 From RF AND/OR/ADD RF to ARF


2.13 SUB(x08)


Following the fetch and decode operations, we can investigate and combine operations with Opcodes of 0x08(SUB). The SUB is same as ADD with some minor changes. Because SUB needs SRCREG2 - SRCREG1. This order should be protected. SUB has two inputs and are performed entirely in the ALU. The result is assigned to the DESTREG after an operation with SRCREG1 and SRCREG2.




3 RESULTS

In order to test the project's success, the example given in the assignment paper has been tried, the results are as follows:





sults of the example case



Results of the example case

4 CONCLUSION

A hardwired control unit for a simple computer system was constructed in this project. Various aspects of this project, such as registers, ALUs, and multiplexers, have been implemented using structures from the preceding project. To begin with, Fetch and Decode cycles were formed because they are required at the start of all operations. The operations that corresponded to the Opcode were then constructed. With all of the simulations meant to see if certain operations operate as expected, the module can be said to function properly.

The team enhanced their Vivado skills and learned more about basic computer control units while working on this project. This has helped to put what was taught in the Computer Organization course into context.