

Digital Circuits

Analysis of clocked synchronous sequential circuits

Before we start to design sequential circuits we will see how to analyze a given sequential circuit.

Reminder: Implementation of a sequential circuit means implementation of the functions F (next state) and G (output). (See 7.1 and 7.2)

 $\begin{aligned} &\text{I: Input,} & \text{S: Current State,} & \text{S+: Next state,} & \text{O: Output} \\ &\text{S+= } \textbf{H(I,S)} \text{ ,} & \text{Mealy: } \text{O} = \textbf{G(I,S)} & \text{Moore: O} = \textbf{G(S)} \end{aligned}$

Function H is combination of function F and characteristic function of the flip-flops

Analysis of a synchronous circuits means, to find out the behavior of a circuit, which is given by the functions F and G. (What does the circuit do?)

Analysis of a synchronous circuits has 3 steps:

- 1. Determine the expressions of the functions F (next state) and G (output).
- Use F and characteristic functions of the flip-flops to construct the state table that specifies the next state of the circuit for every possible combination of input and current state.
- 3. Use \boldsymbol{G} function to determine the output values and construct the state/output table.
- 3. To see the behavior of the circuit better, the state diagram can be optionally drawn, which shows all state transitions and outputs of the machine graphically.

http://www.faculty.itu.edu.tr/buzluca © 2011-2017 Feza BUZLUCA 7.3

Digital Circuits

Determination of next states (function H):

F function of a clocked sequential circuit determines input values of flip-flops (flip-flop excitation).


These input values with the current state of the flip-flop determine its next state (output of the flip-flop after the transition of the clock signal).


The functional behavior of a latch or flip-flop can be described by a **characteristic equation** that specifies the flip-flop's next state as a function of its inputs and current.


Characteristic equations of flip-flops: SR FF: $Q(t+1) = S + R^* \cdot Q(t)$, SR=0 JK FF: $Q(t+1) = J \cdot Q(t)' + K^* \cdot Q(t)$ D FF: Q(t+1) = DT FF: $Q(t+1) = T \oplus Q(t)$


http://www.faculty.itu.edu.tr/buzluca


© 2011-2017 Feza BUZLUCA 7,4





























Digital Circuits

Interpretation of Outputs in Mealy and Moore Models

If you check the output of a digital circuit at a certain moment you will always read a logical value 0 or 1 (except high impedance outputs).

But this value may not be valid due to some reasons for example due to internal delays. (The circuit has not finished its job yet.)

Therefore it is important when to read (sample) an output.

In clocked synchronous sequential circuits outputs are sampled (read) in different times dependent on the model (Mealy or Moore).

Since the output depends also on input, if the input changes the output also changes at the same time (actually after the propagation delay).

Working steps of a circuit in Mealy model:

- 1. Input values (I) are given.
- 2. Output values are obtained as a function of current state and input. O=G(S,I)
- 3. Clock signal gets active. For example, positive edge (0 to 1 transition).
- 4. The machine goes to the next state. Next state is a function of current state and input, $S^+=H(S,I)$

http://www.facultv.itu.edu.tr/buzluca

© 2011-2017 Feza BUZLUCA 7.14

Digital Circuits

Moore Model:

Since the output is the function of the state only, in Moore model change in the input cannot affect the output immediately.

The effect of changes in input can be seen on the output just after the change in the state.


Working steps of a circuit in Moore model:

- 1. Input values (I) are given.
- 2. Clock signal gets active. For example positive edge (0 to 1 transition).
- 3. The machine goes to the next state. Next state is a function of current state and input. $S^+=H(S,I)$
- 4. Output value is determined as a function of the new state. O=G(S)

In Moore model, effect of changes in inputs are seen after one clock pulse.

ttp://www.faculty.itu.edu.tr/buzluca

© 2011-2017 Feza BUZLUCA 7,16



- The speed (period) of the clock signal is determined according the maximum delay (longest path) of the ${\bf F}$ circuit.
- Before the clock signal is active (for example a rising edge comes) the circuit **F** must finish its job and the inputs of the flip-flops must be stable and valid.
- Possible hazards in F must also be terminated before the clock signal gets active ww.facultv.itu.edu.tr/buzluca

@<u>@</u>

© 2011-2017 Feza BUZLUCA 7.18

