Digital Circuits

SEQUENTIAL CIRCUITS

· In the first part of the course, combinational circuits were covered. The outputs of the combinational circuits depend only on the current inputs. Combinational circuit: Output = G (Input)

· In sequential circuits, the outputs depend both on the inputs and the "state" of the circuit.

> Sequential circuit: Output = G (Input, Current State) Next State = H (Input, Current State)

Memory units are required to store (remember) the state of the circuit.

For example, vending machines keep track of (remember) the coins that were inserted into the machine.

With each coin, the state of the machine (total amount of inserted coins) is updated.

http://www.facultv.itu.edu.tr/buzluca

© 2011-2017 Dr. Feza BUZLUCA

Types of sequential circuits:

There are two types of sequential circuits:

A) Synchronous sequential circuits:

Their state can change at a discrete instance of time.

All memory elements are synchronized by a common clock signal.

Therefore these circuits are also called "clocked synchronous sequential" circuit.

B) Asynchronous sequential circuit:

Their state can change at any instant of time depending upon the input signals.

In this course we will deal only with clocked synchronous sequential circuits, because nearly all sequential logic today is clocked synchronous.

For example microprocessors are clocked synchronous sequential circuits.

http://www.facultv.itu.edu.tr/buzluca

© 2011-2017 Dr. Feza BUZLUCA

Digital Circuits


Finite State Machine (FSM) Model

Sequential circuits are designed using "finite state machine - FSM" model.

This model is also used in the design of many other systems

- When the machine is started, it is in a certain state (initial state: s₀).
- An output is produced depending on the inputs and the current state, O = f(I,S)
- Transition into a new state happens depending on the input and the current state.
- A FSM has two parts:
- a) Combinational circuit for logical operations
- b) Memory unit to remember the current state

Block diagram of a clocked synchronous sequential circuit



We will see details of the FSM and clocked synchronous sequential circuits (in chapters 7 and

8) after we cover memory units. http://www.faculty.itu.edu.tr/buzluca

© 2011-2017 Dr. Feza BUZLUCA

Digital Circuits

Memory Units

'Flip-flop': One-bit memory unit.

They are designed as logical circuits with multiple inputs and a single output.



Q output shows the current value of the flip-flop (0,1). This value is the state

The next value of the output Q (denoted by Q(t+1), Q(t+) or Q+) is a function of the current state (denoted by Q(t) or Q) and the current inputs.

Clock signal (denoted as CLK) determines the time when the next state function is evaluated and the output of the flip-flop changes its value.

The output of the flip-flop can only change when the clock signal is active (the definition of being active will be described in the next slides).

If the clock signal is not active, flip-flop output will not change even if the input values change.


ttp://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK © 2011-2017 Dr. Feza BUZLUCA

Digital Circuits

Clock Signal:

Clock signal is a periodic square wave that synchronizes the gates in the circuit.



Logic units with clock signal input (such as flip-flops) are enabled only when the clock signal is active. If clock signal is not active, they preserve their state.

There are two types of units in terms of clock signal activation:

a) Level-triggered units b) Edge-triggered units

Level-triggered units use a level of the clock signal (1 in positive logic) as active. These units activate and change their outputs when the clock signal is at high level. They preserve their state when the clock signal is at low level.

When the clock signal is at high level ("1"), the inputs should not change as they are

Otherwise the output of the sequential circuit is undetermined (random).

This time is called register time

The inputs can change when the clock signal is 0. This time is called settling time.



Digital Circuits

Edge-triggered units:

These units use an edge (rising edge in positive logic) of the clock signal as active. Positive edge-triggered units use 0→1 transition of the clock signal (rising edge) to change their state and output. At other times, they preserve their state.

As the inputs are used (processed) during 0→1 transition, inputs should be kept constant for certain time before and after the transition. Otherwise, the output of the sequential unit is undetermined (random).

Inputs should be kept constant Inputs can change Setup Hold Time Time Register Settling

The register time is the sum of the setup and hold times.


Setup time is the minimum amount of time the data signal should be held steady before the clock transition.


Hold time is the minimum amount of time the data signal should be held steady after the clock transition.

The inputs should be kept constant during the register time so that the sequential circuit works correctly

In negative logic, all transactions happen at 1-0 transition (falling edge).

Translated by Dr. Mustafa KAMAŞAK @ 2011-2017 Dr. Feza BUZLUCA





Next, consider a feedback loop which has two inverters in it, shown below. In this case, the network has two stable conditions (bistable), often referred to as stable states. Stable state 1: O 1 1 0 If the input to the first inverter is 0, its output will be 1. Then, the input to the second inverter will be 1, and its output will be 0. This 0 will feed back into the first inverter, but since this input is already 0, no changes will occur. The circuit is then in a stable state. Stable state 2:


Feedback Loop with Two Inverters (Bistable Circuit)

A second stable state of the circuit occurs when the input to the first inverter is 1 and the input to the second inverter is 0.

http://www.faculty.itu.edu.tr/buzluca

Digital Circuits

© 2011-2017 Dr. Feza BUZLUCA



two stable states,
 control input(s), which can be used to change or preserve the state of the unit.

http://www.faculty.itu.edu.tr/buzluca

© 2011-2017 Dr. Feza BUZLUCA 6.1

