

BLG 231E Digital Circuits

Fall 2020 (CRN: 11623)

Instructors:	Feza Buzluca http://akademi.itu.edu.tr/buzluca	Sanem Kabadayı http://web.itu.edu.tr/kabadayi	
TAs:	Büşranur Bülbül bulbulb17@itu.edu.tr	Emrullah Gazioğlu egazioglu@itu.edu.tr	Kıymet Kaya kayak16@itu.edu.tr

Course site: <http://ninova.itu.edu.tr>

Course time and location: Friday 8:30-11:30 AM (online)

Description: Boolean algebra, binary numbers, combinational logic design, synchronous sequential circuit analysis and synthesis.

Required texts:

- *Digital Design: Principles and Practices*, John F. Wakerly, Prentice Hall, 2005. 4th ed.
- *Digital Design*, Morris Mano, Prentice Hall, 2006. 4th ed.

For each lecture, you should read the relevant sections in the lecture slides as listed in the weekly course schedule on the last page of this syllabus.

Homework: You are expected to make an honest, independent attempt to solve and turn in your answers to each homework question. Digital circuits can only be mastered by solving problems, not just by listening to a lecturer. Therefore, doing the homework assignments is crucial to performing well in this class. If you are having considerable difficulty with the early assignments, this is a sign that you may be in over your head - you should contact us immediately. The assignments will require a substantial time commitment over several days (several hours per week outside of class should be expected). Be sure to budget sufficient time to complete assignments before the deadline. You may not copy solutions from a classmate or from the Internet. This is considered cheating! Homework is individual. There are no group assignments in this course.

Attendance: It is imperative that you attend the online lectures and pay attention. You are not allowed to work on your laptop or read anything not related to the class during the lecture. You are required to attend 70% of the lectures in order to be allowed to take the final exam. (Since this semester has 13 weeks, you have to attend at least 9 lectures). Those who do not meet the attendance requirement will fail the course with a grade of VF (Article 23, Undergraduate Education Regulations, <http://www.sis.itu.edu.tr/tr/yonetmelik/lisansyonetmelik.html>). If you do miss class, it is your responsibility to find out (from a classmate) what you missed, including class notes, announcements, and worksheets. No make-up exams will be given. Absences from a midterm or final will result in a grade of zero for that exam. The midterm will be on **Friday, December 11, 2020**.

Evaluation: The distribution of percentages for the course grade will be as follows:

Homework	20 %
Midterm	40 %
Final	40 %

Eligibility to take the final exam: Students must meet the following criteria to take the final exam:

- Students must attend 70% of lectures.
- Students must have a mid-semester average grade of at least 35/100.

The average mid-semester grade is computed using the formula below:

$$\text{Avg. mid-semester grade} = (0.20 \times \text{Assign.} + 0.40 \times \text{Midterm}) * 100 / 60$$

Any student who gets a grade lower than the required grade on any of these assessments will fail the course with a grade of VF and not be allowed to take the final exam.

Announcements on course site and by e-mail: You are expected to check the Ninova web site and your ITU e-mail for homework and announcements. In addition, you are responsible for all announcements that may be made on the course web site and in class (that may or may not be included in this syllabus).

E-mail etiquette: Your full name must appear in the e-mail. The e-mail subject must be “BLG 231E”. Do not send the same e-mail repeatedly. Your e-mails may be in English or Turkish. Regardless of which language you use, use proper grammar, lowercase/uppercase letters, and punctuation. You e-mails should not look like chat messages.

Academic honesty: You are expected to read the Undergraduate Education Regulations (<http://www.sis.itu.edu.tr/tr/yonetmelik/lisansyonetmelik.html>) and ITU Academic Honesty Pledge (<http://www.sis.itu.edu.tr/tr/yonetmelik/AkademikOnurSozuEsaslar.html>) and behave accordingly. Cheating on the exams or on homework will result in disciplinary action. Every piece of work that you turn in with your name on it must be yours and yours alone. No coworking is allowed on any test or homework. You must not turn in work that is not yours. Specifically, you are not allowed to copy someone else’s homework. This is plagiarism. You must not enable someone else to turn in work that is not his or hers. Do not share your work with anyone else.

Final: The final exam will be given during the final exam period (January 25-February 7, 2021), at the time and location determined by the University.

Where does this course fit in? This course is a prerequisite for BLG 242E Logic Circuits Lab (http://ssb.sis.itu.edu.tr:9000/pls/PROD/itu_icerik.p_download?file=BLG242E), BLG 212E Microprocessor Systems (http://ssb.sis.itu.edu.tr:9000/pls/PROD/itu_icerik.p_download?file=BLG212E) and BLG 222E Computer Organization (http://ssb.sis.itu.edu.tr:9000/pls/PROD/itu_icerik.p_download?file=BLG222E), which are required courses. It is also related to EHB 322E Digital Electronic Circuits (http://ssb.sis.itu.edu.tr:9000/pls/PROD/itu_icerik.p_download?file=EHB322E), another required course.

Tentative course schedule (subject to change):

	Date	Subject	Slides
1	23-Oct	Introduction: digital systems, number systems, binary codes, representation of numbers, binary arithmetic	1.1-1.25
2	30-Oct	Boolean algebra: basic operations, Boolean expressions and truth tables, laws & theorems of Boolean algebra, simplifying an expression, order relations	2.1-2.28
3	6-Nov	Logic functions and their representations, forms (minterms/maxterms) Boolean cubes, Karnaugh maps, intro. logic gates, positive/negative logic	2.29-2.44 3.1-3.8
4	13-Nov	Impl. of Boolean functions using logic gates, functionally complete sets of logic gates, universal logic gates, implementation using NAND&NOR gates	3.9-3.24
5	20-Nov	Timing diagrams, propagation delays, hazards, minimization of logic functions, essential/sufficient prime implicants, prime implicant chart	4.1-4.27
6	27-Nov	Incomplete functions, don't cares, general functions, prime implicants using Quine-McCluskey, ICs, half adder, full adder, subtraction, multiplexers	4.28-4.30 5.1-5.14
7	4-Dec	Demultiplexers, decoders, programmable logic devices (PLDs): PLAs, PALs, FPGAs, sequential circuits, FSM, memory units, T flip-flop	5.15-5.33 6.1-6.11
8	11-Dec	Recitation and Midterm Exam	
9	18-Dec	Feedback, S-R latch, D latch, D flip-flop	6.12-6.25
10	25-Dec	J-K latch and flip-flop, characteristic equations, registers, clocked synch. sequential circuits, Mealy, Moore, analysis of seq. circuits	6.26-6.33 7.1-7.17
11	1-Jan	NO LECTURE (January 1, New Year's Day)	
12	8-Jan	Role of the clock signal, Design of synchronous sequential circuits, using J-K FFs, using multiplexers	7.18-7.19 8.1-8.16
13	15-Jan	Counter design, internal structures of electronic digital circuits, BJT, TTL (logic levels, fanout)	8.17-8.23 9.1-9.11
14	22-Jan	CMOS: NOT, NAND, NOR, three-state buffer, three-state common bus, logic levels	9.5-9.18
	25-Jan - 7-Feb	Final (Tentative)	

Last day for add/drop: The add/drop period ends on Friday, October 23, 2020.

You may withdraw from the course between October 26, 2020 and November 2, 2020.

There is no way to drop or withdraw from a course after November 2, 2020!