



BLG231E Digital Circuits

RECITATION-02

Istanbul Technical University

Dec 11, 2020

Exercise 01: Quine-McCluskey Method

İTÜ



Find all prime implicants of the function F using the Quine-McCluskey method.

- $F(a, b, c, d) = \Sigma(0, 1, 3, 7, 8, 9, 11, 15)$

ABCD
0 0 0 0
1 0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 0 1
0 1 1 0
0 1 1 1
1 0 0 0
1 0 0 1
1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1

Step 1		A B C D Binary Represen.
Group	Minterm	
0	m_0	0 0 0 0 ✓
1	m_1	0 0 0 1 ✓
2	m_8	1 0 0 0 ✓
3	m_3	0 0 1 1 ✓
	m_9	1 0 0 1 ✓
3	m_7	0 1 1 1 ✓
	m_{11}	1 0 1 1 ✓
4	m_{15}	1 1 1 1 ✓

Step 2		A B C D
Group	Matched Pairs	
1	$m_0 - m_1$	0 0 0 -
	$m_0 - m_8$	- 0 0 0
	$m_1 - m_3$	0 0 - 1
	$m_1 - m_9$	- 0 0 1
2	$m_8 - m_9$	1 0 0 -
	$m_3 - m_7$	0 - 1 1
	$m_3 - m_{11}$	- 0 1 1
	$m_9 - m_{11}$	1 0 - 1
3	$m_7 - m_{15}$	- 1 1 1
	$m_{11} - m_{15}$	1 - 1 1

Exercise 01: Quine-McCluskey Method

İTÜ



Find all prime implicants of the function F using the Quine-McCluskey method.

- $F(a, b, c, d) = \Sigma(0, 1, 3, 7, 8, 9, 11, 15)$

Step 2

Group	Matched Pairs	A	B	C	D
0	$m_0 - m_1$	0	0	0	-
	$m_0 - m_8$	-	0	0	0
1	$m_1 - m_3$	0	0	-	1
	$m_1 - m_9$	-	0	0	1
	$m_8 - m_9$	1	0	0	-
2	$m_3 - m_7$	0	-	1	1
	$m_3 - m_{11}$	-	0	1	1
	$m_9 - m_{11}$	1	0	-	1
3	$m_7 - m_{15}$	-	1	1	1
	$m_{11} - m_{15}$	1	-	1	1

Step 3

Group	Matched Pairs	A	B	C	D
0	$m_0 - m_1 - m_8 - m_9$	-	0	0	-
	$m_0 - m_8 - m_1 - m_9$	-	0	0	-
1	$m_1 - m_3 - m_9 - m_{11}$	-	0	-	0
	$m_1 - m_9 - m_3 - m_{11}$	-	0	-	0
2	$m_3 - m_7 - m_{11} - m_5$	-	-	1	1
	$m_3 - m_{11} - m_7 - m_{15}$	-	-	1	1

P.I.

$\overline{B}\overline{C}$

$\overline{B}D$

CD

Exercise 01: Quine-McCluskey Method


Find all prime implicants of the function F using the Quine-McCluskey method.

- $F(a, b, c, d) = \Sigma(0, 1, 3, 7, 8, 9, 11, 15)$

Group	Matched Pairs	A	B	C	D	
0	$m_0 - m_1 - m_8 - m_9$	- 0	0	-		$\{\bar{B}\bar{C}$
	$m_0 - m_8 - m_1 - m_9$	- 0	0	-		
1	$m_1 - m_3 - m_9 - m_{11}$	- 0	-	0		$\{\bar{B}D$
	$m_1 - m_9 - m_3 - m_{11}$	- 0	-	0		
2	$m_3 - m_7 - m_{11} - m_5$	- -	1	1		$\{\bar{C}D$
	$m_3 - m_{11} - m_7 - m_5$	- -	1	1		

Step 3


Step 4: PI Chart




Exercise 02: Seven-Segment Display

An ABCD-to-seven-segment decoder is combinational circuit that converts a decimal digit in BCD to an appropriate code for the selection of segments in an indicator used to display the decimal digit in a familiar form.

- The seven outputs of the decoder (a, b, c, d, e, f, g) select the corresponding segments in the display. The numerical display chosen to represent the decimal digit is shown below.



Segment designation




Numerical designation for display

- Using a truth table and Karnaugh maps, design the BCD-to-seven-segment decoder, using a minimum number of gates.
- Invalid combinations such as (b, f), (a, e), will result in a blank display.


Exercise 02: Seven-Segment Display

- Using a truth table and Karnaugh maps, design the BCD-to-seven-segment decoder, using a minimum number of gates.



Segment designation

ABCD	a	b	c	d	e	f	g
0000	1	1	1	1	1	1	0
0001	0	1	1	0	0	0	0
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	0	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	0	1	1	1	0
0111	1	1	1	0	0	1	1
1000	1	1	1	1	1	0	1
1001	1	1	1	1	0	1	1



Numerical designation for display


Exercise 02: Seven-Segment Display

İTÜ



- Using a truth table and Karnaugh maps, design the BCD-to-seven-segment decoder, using a minimum number of gates.

ABCD	a	b	c	d	e	f	g
0000	1	1	1	1	1	1	0
0001	0	1	1	1	0	0	1
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	1	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	0	0
0111	1	1	1	1	0	0	1
1000	1	1	1	1	0	1	1
1001	1	1	1	1	1	1	1




Exercise 02: Seven-Segment Display

İTÜ



- Using a truth table and Karnaugh maps, design the BCD-to-seven-segment decoder, using a minimum number of gates.

ABCD	a	b	c	d	e	f	g
0000	1	1	1	1	1	1	0
0001	0	1	1	1	0	0	1
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	1	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	0	0
0111	1	1	1	1	0	1	1
1000	1	1	1	1	1	1	1
1001	1	1	1	1	0	1	1




Exercise 02: Seven-Segment Display

İTÜ



- Using a truth table and Karnaugh maps, design the BCD-to-seven-segment decoder, using a minimum number of gates.

ABCD	a	b	c	d	e	f	g
0000	1	1	1	1	1	1	0
0001	0	1	1	1	0	0	1
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	1	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	0	0
0111	1	1	1	1	0	1	1
1000	1	1	1	1	0	1	1
1001	1	1	1	1	1	1	1




Exercise 02: Seven-Segment Display

İTÜ



- Using a truth table and Karnaugh maps, design the BCD-to-seven-segment decoder, using a minimum number of gates.

ABCD	a	b	c	d	e	f	g
0000	1	1	1	1	1	1	0
0001	0	1	1	1	0	0	1
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	0	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	0	0
0111	1	1	1	0	0	1	1
1000	1	1	1	1	0	1	1
1001	1	1	1	1	1	0	1




Exercise 02: Seven-Segment Display

İTÜ



- Using a truth table and Karnaugh maps, design the BCD-to-seven-segment decoder, using a minimum number of gates.


ABCD	a	b	c	d	e	f	g
0000	1	1	1	1	1	1	0
0001	0	1	1	1	0	0	1
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	1	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	0	0
0111	1	1	1	1	0	1	1
1000	1	1	1	1	1	1	1
1001	1	1	1	1	0	1	1



Exercise 02: Seven-Segment Display

- Using a truth table and Karnaugh maps, design the BCD-to-seven-segment decoder, using a minimum number of gates.

ABCD	a	b	c	d	e	f	g
0000	1	1	1	1	1	1	0
0001	0	1	1	0	0	0	1
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	0	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	0	0
0111	1	1	1	0	0	1	1
1000	1	1	1	1	0	1	1
1001	1	1	1	1	1	1	1




Exercise 02: Seven-Segment Display

İTÜ



- Using a truth table and Karnaugh maps, design the BCD-to-seven-segment decoder, using a minimum number of gates.


ABCD	a	b	c	d	e	f	g
0000	1	1	1	1	1	1	0
0001	0	1	1	0	0	0	1
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	0	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	0	0
0111	1	1	1	0	0	1	1
1000	1	1	1	1	0	1	1
1001	1	1	1	1	1	1	1



Exercise 03: Half-Adder

Using four half-adders:


- Design a four-bit combinational circuit incrementer — A circuit that adds 1 to a four-bit binary number.



4-bit incrementer

Exercise 03: Full-Adder

- Design a four-bit combinational circuit decrementer — A circuit that subtracts 1 from a four-bit binary number.




4-bit decrementer

Exercise 04: Multiplexer

Implement the following Boolean function with a 4x1 multiplexer and logic gates.

- $F(A, B, C, D) = \Sigma (1, 3, 4, 11, 12, 13, 14, 15)$
- Connect inputs A and B to the selection lines.
- The input requirements for the four data lines will be a function of variables C and D.
- These values are obtained by expressing F as a function of C and D for each of the four cases when $AB = 00, 01, 10, 11$.
- The functions may have to be implemented with external gates and with connections to power and ground.



Inputs	F
AB CD	
0000	0
0001	1
0010	0
0011	1
0100	1
0101	0
0110	0
0111	0
1000	0
1001	0
1010	0
1011	1
1100	1
1101	1
1110	1
1111	1

AB = 00 F = D

AB = 01 $F = C'D' = (C+D)'$

AB = 10 F = CD

AB = 11 F = 1



Thank you for time

Contact Info
E-mail: nese.gunes@itu.edu.tr