Integrated Combinational Circuits As Building Blocks

In combinational logic design, there are several common structures (such as adders, multiplexers, decoders) that are used regularly as building blocks in larger systems.

Instead of designing every complex function with basic logic gates, using these common structures makes the design simpler.

Their level of functionality often matches a designer's level of thinking when partitioning the large problem into smaller chunks. (As functions in programming.) These structures are manufactured and sold as integrated circuits (ICs).


Generations of ICs according to integration scale factors:


- Small-Scale Integration (**SSI**): These digital circuits contain transistors numbering in the tens and provide a few logic gates.
- Medium-Scale Integration (MSI): They contain hundreds (up to 1000) of transistors. Adders, decoders.
- Large-Scale Integration (LSI): Tens of thousands of transistors per chip. First memory and microprocessor chips
- Very Large-Scale Integration (VLSI): Hundreds of thousands of transistors in the early 1980s, and continues beyond several billion transistors as of 2009.
- Ultra-large-scale integration (ULSI): More than 1 million transistors.


http://akademi.itu.edu.tr/en/buzluca/ http://www.buzluca.info



2011-2019 Feza BUZLUCA







Subtraction Circuit


Subtraction is accomplished as "addition using 2's complement".

A subtraction circuit can be implemented with an n-bit adder and NOT gates.


Example: A 4-bit subtraction circuit

$$S = A - B$$

2's complement of B is added to A.



 $S_3 S_2 S_1 S_0$



For +1 in the 2's complement operation

http://akademi.itu.edu.tr/en/buzluca/ http://www.buzluca.info

 $c_{out} = 1$: No Borrow

@099

2011-2019 Feza BUZLUCA


5.5

Digital Circuits

Multiplexer (MUX) (Data Selector):

- 2ⁿ data inputs (I), n selector (control) inputs (S), 1 data output (Z).
- · The control inputs (Select lines S) are used to select one of the data inputs (I_x) and connect it to the output terminal (Z).
- •Multiplexers are named according to the number of data inputs as m:1. Here m is the number of data inputs.

Example: 2:1 Multiplexer (Read as "2 to 1 multiplexer".)



Truth Table:			
<u>I</u> 1	I ₀	S	Ζ
0	0	0	0
0	0	1	0
0 0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Always fully label all inputs and outputs.

Function: if s=0 then $Z=I_0$ if s=1 then $Z=I_1$

Logical Expression:

 $Z = \bar{s}I_0 + sI_1$

http://akademi.itu.edu.tr/en/buzluca/ http://www.buzluca.info




2011-2019 Feza BUZLUCA


Parallel connection of multiplexers:

To select one of two n-bit data words, n units of 2:1 multiplexers have to be connected in parallel.

The circuit with the block diagram given on the right side, forwards one of the n-bit numbers (A or B) to the output Z according to the selector line x.



Example: A circuit that forwards one of the 4-bit numbers A or B to the output Z.



In this circuit, selector lines of all multiplexers are connected (short circuit).

http://akademi.itu.edu.tr/en/buzluca/ http://www.buzluca.info



2011-2019 Feza BUZLUCA


5.7

Digital Circuits

Examples of Usage of Multiplexers:

Example 1:


The same adder circuit can be used to add different numbers from different sources.




http://akademi.itu.edu.tr/en/buzluca/ http://www.buzluca.info




2011-2019 Feza BUZLUCA







Multiplexers (MUX) of different sizes:



Always fully label all inputs and outputs.

Function Table: 000 $\overline{I_0}$ 001 I_1 8:1 0 1 0 mux I_2 0 1 1 I_3 100 I_4 101 I_5 1 1 0 I_6 111

Logical Expressions:

2:1 mux:
$$Z = s' I_0 + s I_1$$

4:1 mux:
$$Z = s_1' s_0' I_0 + s_1' s_0 I_1 + s_1 s_0' I_2 + s_1 s_0 I_3$$

8:1 mux:
$$Z = s_2's_1's_0' I_0 + s_2's_1's_0 I_1 + s_2's_1s_0' I_2 + s_2's_1s_0 I_3 + s_2s_1's_0' I_4 + s_2s_1's_0 I_5 + s_2s_1s_0' I_6 + s_2s_1s_0 I_7$$

General Expression (k:1 Mux): $Z = \sum_{i=1}^{n-1} (m_i I_i)$ $k=2^n$, $m_j=j$. minterm, n = number of control Exemplary Integrated Circuit: inputs

The IC 74151 contains an 8:1 multiplexer.

http://akademi.itu.edu.tr/en/buzluca/ http://www.buzluca.info



2011-2019 Feza BUZLUCA


5.11


Digital Circuits

Internal structure of the multiplexers:


Multiplexers can be implemented using logic gates.


2:1 mux





4:1 mux





http://akademi.itu.edu.tr/en/buzluca/

http://www.buzluca.info

<u>@0</u>99

2011-2019 Feza BUZLUCA

License: https://creativecommons.org/licenses/by-nc-nd/4.0/

Digital Circuits

Design of Logic Circuits Using Multiplexers 1:


A logic circuit with n inputs and one output can be implemented by using only one $2^{n}:1$ multiplexer and without any other logic gate.

Method:

- The n inputs of the function (circuit) to be implemented are connected to the n selector lines of the multiplexer.
- Since each binary value of selector lines corresponds to an input combination , by considering the truth table of the function constant values ("0" or "1") are connected to the proper data inputs of the multiplexer.



Always fully label all inputs and outputs.



Digital Circuits

Design of Logic Circuits Using Multiplexers 2:


A logic circuit with n inputs and one output can be implemented by using only one 2^{n-1} :1 multiplexer and in addition with a NOT gate.


Method:


- \cdot n-1 inputs (variables) of the function are connected to the n-1 select lines of the multiplexer.
- The remaining variable or its complement is connected according to the truth table to the data inputs of the multiplexer.

Example:

$$F(A,B,C) = m0 + m2 + m6 + m7 = \bigcup_{1}(0,2,6,7)$$
 Solution with a 4:1 MUX:








Decoder: • n selector (control) inputs, 2ⁿ outputs. • According to the value on the select lines only one output gets the value "1" and other outputs are "0".




- Decoder can be considered as a demultiplexer that has a constant "1" on its input.
- \cdot Decoders are named as n:2ⁿ according to their lines. Here, n is the number of selector lines and 2ⁿ is the number of outputs.

Example: 3:8 Decoder



http://akademi.itu.edu.tr/en/buzluca/ http://www.buzluca.info 2011-2019 Feza BUZLUCA



Design of Logic Circuits Using Decoders:

Each possible input to the decoder can be considered as a minterm.

A decoder can be viewed as a "minterm generator", because each output is "1" only when a particular minterm evaluates to "1" (Slide 5.18).

Remember that any logical expression can be represented as the sum (OR) of minterms, so it follows that we can implement any logical expression by ORing the related output(s) of a decoder.

Method:

A general logic circuit with n inputs and m outputs can be implemented by using only one $n:2^n$ decoder and in addition with OR gates.

- $\boldsymbol{\cdot}$ n inputs (variables) of the function are connected to the n select lines of the decoder.
- Each output of a decoder corresponds to a minterm.
- The outputs of the decoder, which correspond to the minterms of the function are added by using an OR gate.

http://akademi.itu.edu.tr/en/buzluca/ http://www.buzluca.info



2011-2019 Feza BUZLUCA

5.19

Digital Circuits


Example:

Implement the given function F(A,B,C) using a decoder and one OR gate. $F(A,B,C) = \bigcup_1 (0,2,6,7)$

Solution:

As the function F(A,B,C) has three inputs, we need a 3-to-8 decoder.


$$F(A,B,C) = \bigcup_1(0,2,6,7) = m0 + m2 + m6 + m7 = \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + AB\overline{C} + AB\overline{C}$$




http://akademi.itu.edu.tr/en/buzluca/

@ 0 0 0

2011-2019 Feza BUZLUCA





An example of the usage of the decoders:

In some systems, it is required that only one unit (device) in a group is active at a certain instant in time.


In other words, two devices cannot be active at the same time.

For example, memory modules connected to a common bus.

These type of devices have «chip select» (CS) inputs, which are used to activate or deactivate them.

Decoders can be used to select the active unit.

Example: A decoder that controls 4 devices, which are connected to a common bus.



Digital Circuits

Programmable Logic Device (PLD)

Today, complicated digital circuits are implemented using programmable logic devices.

These devices are integrated circuits that include many reconfigurable logic gates. (From several hundreds to several millions).

Some PLDs also include memory units (flip-flops).

The designer can reconfigure the connections between logical gates in the PLD by using a programming language and a programming device.

@090

It is possible to implement complicated digital circuits with only one IC (PLD).

There are different kinds of PLDs:

- Programmable Logic Array PLA
- Programmable Array Logic PAL®
- · Generic Array Logic GAL
- · Complex PLD CPLD
- Field-Programmable Gate Array FPGA

PAL is a registered trademark of Lattice Semiconductor Corp.

Programming of PLDs:

In early versions of PLDs (PLA, PAL) bipolar transistors were used (See Chapter 9).

They have fuses on the connection points between gates, which provide reconfiguration (programming) of devices.

In these devices fuses can be blown only once; therefore they are called one-time programmable (OTP).

Todays devices (GAL, CPLD, FPGA) are made of CMOS transistors and they consist memory units for programming.

They can be erased and reprogrammed many times.

To program PLDs various Hardware Description Languages (HDL) and programing devices are used.

Some examples of HDLs:

PALASM

ABEL

Verilog

VHDL (Very high speed integrated circuits HDL)

http://akademi.itu.edu.tr/en/buzluca/ http://www.buzluca.info




2011-2019 Feza BUZLUCA

5.25

Digital Circuits

Programmable Logic Array - PLA


It includes AND (product) units in the input layer and OR (sum) units in the output layer.




Both AND, OR arrays are flexible programmable.

http://akademi.itu.edu.tr/en/buzluca/ http://www.buzluca.info @ ① ⑤ ©

2011-2019 Feza BUZLUCA






Simple Representation:

For the sake of simplicity all connections in a PLA are not shown.

Instead, we put an 'X' on the connection points which are connected to the inputs of gates.

Example:



http://akademi.itu.edu.tr/en/buzluca/

http://www.buzluca.info



2011-2019 Feza BUZLUCA

5.29

Digital Circuits

Programmable Array Logic - PAL

Inputs of AND gates can be flexible programed as in PLAs.

But inputs of OR gates are fixed. To each OR gate only outputs of certain AND gates can be connected.

For example to the inputs of the first OR gate only outputs of the first two AND gates can be connected.

PALs can be easily programmed, they are cheaper than PLAs and they can contain more gates.


PALs were introduced by the company Monolithic Memories, Inc. (MMI).


MMI obtained a registered trademark on the term PAL for use in "Programmable Semiconductor Logic Circuits".

The trademark is currently held by Lattice Semiconductor Corporation.

MMI, was acquired by Advanced Micro Devices (AMD).

Programmable logic division of AMD (Vantis) was then acquired by Lattice Semiconductor.





Generic Array Logic - GAL

Its logical properties are similar to PAL.

It is made of CMOS transistors. It can be many times erased and programmed.

It is introduced by Lattice Semiconductor.

Example: GAL16V8

Complex PLD - CPLD

It is an IC that contains several PLDs (macro cell).

Each internal PLD (macro cell) has GAL properties.

A typical CPLD may include from thousand to ten thousand gates.

Internal structures of macro cells and connections between them can be programmed.

Example: Atmel ATF1500

32 input/output + 4 inputs

32 PLDs (macro cell).

Field-Programmable Gate Array - FPGA

They contain many logical blocks and interconnections between these blocks.

Can be erased and programmed many times.

Number of logical gates is between several thousands and several millions.

Can be used to implement complex digital circuits (for example special purpose microprocessors).

Compared to \mbox{CPLDs} FPGAs are more flexible and they can implement more complicated circuits.

But their delay cost is higher.

Example: Atmel AT6010

204 input/output 30000 gates

http://akademi.itu.edu.tr/en/buzluca/ http://www.buzluca.info



2011-2019 Feza BUZLUCA