<u>입</u>

Computer Organization & Comput

Lou Xueging



Website:10.214.47.99/index.php

Email: xqlou@zju.edu.cn

hzlou@163.com



THE UNIVERSE

Chapter 7: Memory Hierarchy

Lou Xueging


Computer Organization & Design





Chapter 7


Topics: Memory Hierarchy



Memories: Review

SRAM:

- value is stored on a pair of inverting gates
- very fast but takes up more space than DRAM (4 to 6 transistors)





六管静态存储单元


Memories: Review

DRAM:


- value is stored as a charge on capacitor (must be refreshed)
- very small but slower than SRAM (factor of 5 to 10)




















Decode: Addressing















○○○○ AO 回查 浙江大学计算机学院&软件学院









Exploiting Memory Hierarchy

Users want large and fast memories!

	Access Time	Dollars/MB(1997)
SRAM	2 - 25ns	\$100 to \$250
DRAM	60-120ns	\$5 to \$10
Disk	10 to 20 ms	\$.10 to \$.20

1997



EPROM




Exploiting Memory Hierarchy

Try and give it to them anyway

build a memory hierarchy CPU Increasing distance Level 1 from the CPU in access time Level 2 Levels in the memory hierarchy Leveln




2. 高性能计算的发展与现状(26)





Time

处理器-内存差距



Locality

- A principle that makes having a memory hierarchy a good idea
- If an item is referenced,
 - temporal locality: it will tend to be referenced again soon
 - spatial locality: nearby items will tend to be referenced soon.

Locality

- Our initial focus: two levels (upper, lower)
 - block: minimum unit of data
 - hit: data requested is in the upper level
 - miss: data requested is not in the upper level
- Why does code have locality?

Cache

- Two issues:
 - How do we know if a data item is in the cache?
 - If it is, how do we find it?
- Our first example:
 - block size is one word of data
 - "direct mapped"


For each item of data at the lower level, there is exactly one location in the cache where it might be.

e.g., lots of items at the lower level share locations in the upper level

Main Memory

Block









面置 浙江大学计算机学院&软件学院

Direct Mapped Cache

 Mapping: address is modulo the number of blocks in the cache







Organization

- Full-Associative:
 - cache line mapped to any cache slot associative search on all tag fields
- Direct Mapped:
 - cache line mapped to only one cache slot tag fields compared
- set-assocative:
 - cache line mapped to only one set of cache slots associative seach on tag fields for set

Replacement policy

- LRU least recently used (time stamp last access)
- FIFO first in first out (time stamp when loaded)
- LFU least frequently used (count number of accesses)
- Random
- Oracle (Optimal)
 predict next access time for all lines

Cache Read/Write Policies

Read/Cache Miss:

load through (load to cache and CPU in parallel) vs non-load through (load cache only and read again)

Write/Cache Hit:

write through (write to cache and main memory in parallel) vs write back (write to cache only; defer main memory update until cache line flushed)


Write/Cache Miss:

write allocate (load into cache and update) vs non-write allocate (write to main memory only)



Direct Mapped Cache

For MIPS:




What kind of locality are we taking advantage of?



Direct Mapped Cache

Taking advantage of spatial locality:





Hits vs. Misses: Read

- Read hits
 - this is what we want!
- Read misses
 - stall the CPU, fetch block from memory, deliver to cache, restart

Hits vs. Misses: Write

Write hits:


- can replace data in cache and memory (writethrough)
- write the data only into the cache (write-back the cache later)


Write misses:

 read the entire block into the cache, then write the word

Hardware Issues

 Make reading multiple words easier by using banks of memory






c. Interleaved memory organization

a. One-word-wide memory organization



Performance

- Increasing the block size tends to decrease miss rate:
- Use split caches because there is more spatial locality in code:



	Block size in	Instruction	Data miss	Effective combined
Program	words	miss rate	rate	miss rate
gcc	1	6.1%	2.1%	5.4%
	4	2.0%	1.7%	1.9%
spice	1	1.2%	1.3%	1.2%
	4	0.3%	0.6%	0.4%

Performance

- Simplified model:
 - execution time = (execution cycles + stall cycles) * cycle time stall cycles = # of instructions * miss ratio
 - * miss penalty
- Two ways of improving performance:
 - decreasing the miss ratio
 - decreasing the miss penalty

What happens if we increase block size?

Decreasing miss ratio with associativity


Compared to direct mapped, give a series of references that:

- □ results in a lower miss ratio using a 2-way set associative cache
- results in a higher miss ratio using a 2-way set associative cache

assuming we use the "least recently used" replacement strategy

Decreasing miss ratio with associativity (direct mapped)

Four-way set associative




Eight-way set associative (fully associative)

Tag Data Tag Data Tag Data Tag Data Tag Data Tag Data Tag Data



An implementation





Address mapping

- 8、设有一个 16 字的 Cache,就用三种地址映射方法:
 - A: 直接地址映射,分8组,每组一块2个字;
 - B: 组相联地址映射,分四组,每组 4 路 (4-Way),每块一字;
 - C: <u>全相联</u>地址相联, 每块一字。
 - 问: 主存地址 35 号, 在三种方式下, 分别映射到 Cache 的哪个单元。


解: ∵3510=1000112

...

35	1	0	0	0	1	1	描述(光短版从〇月%)
A	T a	ag	Inde	x(3位:	8组)	Block	第001组,第1字
В		Τa	ıg		Index (2	位:4组)	第 11 组 (二进制)任一路
С				Tag			任一字块



Performance





3C

- Compulsory misses (cold-start misses)
 - can be reduced by increasing the block size.
- Capacity misses
 - multilevel caches
- Conflict misses (collision misses)
 - □ set-assocative → Full-assocative



Decreasing miss penalty with multilevel caches

- Add a second level cache:
 - often primary cache is on the same chip as the processor
 - use SRAMs to add another cache above primary memory (DRAM)
 - miss penalty goes down if data is in 2nd level cache

Decreasing miss penalty with multilevel caches

Example:


- CPI of 1.0 on a 500Mhz machine with a 5% miss rate,
 200ns DRAM access
- Adding 2nd level cache with 20ns access time decreases miss rate to 2%

Using multilevel caches:

- try and optimize the hit time on the 1st level cache
- try and optimize the miss rate on the 2nd level cache


Virtual Memory

Main memory can act as a cache for the secondary storage (disk)



Virtual Memory

- Advantages:
 - illusion of having more physical memory
 - program relocation
 - protection



Pages: virtual memory blocks


- Page faults: the data is not in memory, retrieve it from disk
 - huge miss penalty, thus pages should be fairly large (e.g., 4KB)
 - reducing page faults is important (LRU is worth the price)
 - can handle the faults in software instead of hardware
 - using write-through is too expensive so we use write-back

Address: virtual memory blocks

31 30 29 28 27 15 14 13 12 11 10 9 8 3 2 1 0 Virtual page number Page offset Translation 29 28 27 15 14 13 12 11 10 9 8 Physical page number Page offset




Page Tables







Page Tables



Making Address Translation Fast


A cache for address translations: translation
 lookaside buffer Virtual page Number Valid Tag








Cache & Virtual





TLBs and caches






Modern Systems

Very complicated memory systems:

Characteristic	Intel Pentium Pro	PowerPC 604
Virtual address	32 bits	52 bits
Physical address	32 bits	32 bits
Page size	4 KB, 4 MB	4 KB, selectable, and 256 MB
TLB organization	A TLB for instructions and a TLB for data	A TLB for instructions and a TLB for data
	Both four-way set associative	Both two-way set associative
	Pseudo-LRU replacement	LRU replacement
	Instruction TLB: 32 entries	Instruction TLB: 128 entries
	Data TLB: 64 entries	Data TLB: 128 entries
	TLB misses handled in hardware	TLB misses handled in hardware

Modern Systems



Characteristic	Intel Pentium Pro	PowerPC 604
Cache organization	Split instruction and data caches	Split intruction and data caches
Cache size	8 KB each for instructions/data	16 KB each for instructions/data
Cache associativity	Four-way set associative	Four-way set associative
Replacement	Approximated LRU replacement	LRU replacement
Block size	32 bytes	32 bytes
Write policy	Write-back	Write-back or write-through



Some Issues

- Processor speeds continue to increase very fast
 - much faster than either DRAM or disk access times
- Design challenge: dealing with this growing disparity

Some Issues

Trends:

- synchronous SRAMs (provide a burst of data)
- redesign DRAM chips to provide higher bandwidth or processing
- restructure code to increase locality
- use prefetching (make cache visible to ISA)