Design Rules Verification ReportFilename : C:\Users\Gaming\Documents\TeamPhantom\high_voltage\AIL\AIL_REV2\AIL_REV

Warnings 0 Rule Violations 0

| Warnings | |
|----------|---|
| Total | 0 |

| Rule Violations Clearance Constraint (Gap=0.127mm) (IsStitchingVia and InNet('HV_GND')), ((IsVia and (Not IsStitchingVia)) Or IsPad) Clearance Constraint (Gap=0.127mm) (All), (All) Short-Circuit Constraint (Allowed=No) (All), (All) | 0 |
|--|---|
| Clearance Constraint (Gap=0.127mm) (All),(All) | 0 |
| | 0 |
| Short-Circuit Constraint (Allowed=No) (All) (All) | 0 |
| Short Original (Villow cu-140) (Vill), (Vill) | ٧ |
| Un-Routed Net Constraint ((All)) | 0 |
| Modified Polygon (Allow modified: No), (Allow shelved: No) | 0 |
| Width Constraint (Min=0.2mm) (Max=25.4mm) (Preferred=0.406mm) (All) | 0 |
| Power Plane Connect Rule(Relief Connect)(Expansion=0.3mm) (Conductor Width=0.254mm) (Air Gap=0.127mm) | 0 |
| Power Plane Connect Rule(Direct Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) | 0 |
| Minimum Annular Ring (Minimum=0.076mm) (All) | 0 |
| Hole Size Constraint (Min=0.3mm) (Max=6.3mm) (All) | 0 |
| Hole To Hole Clearance (Gap=0.25mm) (All),(All) | 0 |
| Minimum Solder Mask Sliver (Gap=0mm) (All),(All) | 0 |
| Silk To Solder Mask (Clearance=0.127mm) (IsPad), (All) | 0 |
| Silk to Silk (Clearance=0mm) (AII),(AII) | 0 |
| Net Antennae (Tolerance=0mm) (All) | 0 |
| Board Clearance Constraint (Gap=0mm) (All) | 0 |
| Height Constraint (Min=0mm) (Max=1816.048mm) (Prefered=12.7mm) (All) | 0 |
| Total | 0 |

Page 1 of 1 Tuesday 17 Nov 2020 4:31:31 PN.