Lab 4: Arithmetic Logic Unit Design

22002075

Objective

The purpose of this lab was to design an arithmetic logic unit that can perform 8 different operations that we specify with a 4-bit two or a number, and select one of the results of these operations and display it with the help of LED. All of the operations used while making this design are done in separate units, and the results to be displayed with the help of a multiplexer are selected.

Methodology

Before starting the design, it was first chosen which eight processes would be defined in the ALU. These 8 functions are one's complement, and gate, or gate, xnor gate, left shifter, right shifter, 4-bit subtractor and 4-bit adder. Then the inputs and outputs of the ALU were determined. ALU has two 4-bit number inputs (Ain and Bin) and one select input (S). The select input will be used to determine which of the 8 operations is shown in the result section. Table 1 shows which value the select input takes for which operation.

S (select input)	Function	Input	Output
"000"	Summation	A & B	Xout
"001"	AND operation	A & B	Xout
"010"	OR operation	A & B	Xout
"011"	One's complement	A	Xout
"100"	Subtraction	A & B	Xout
"101"	XNOR operation	A & B	Xout
"110"	Left Shift	A	Xout
"111"	Right Shift	A	Xout

Table 1 (Command Table)

ALU has 4 output to show the result. Xout is 4-bit number which equals to result of functions. There are also cout, overflow and cout substracter. These will be used for addition and subtraction to see if there is any left over and if there is overflow. Then, the codes of 8 different components and 8-to-1 multiplexer were written in separate design sources. These components are defined in the main ALU file. The signals that will establish a connection between these components and the inputs and outputs of the ALU have been defined and connections have been established. All the result signals from the components were connected to the inputs of the multiplexer. Select input is connected to the select part of the multiplexer and Xout gives the desired result. Then, constraint files were written to make the code work with the buttons and LEDs on the board. In the last step, the code is made ready to be sent to the card by generating bitstream and uploaded to the card. It has been tested on the card whether the code works or not.

Design

a) Arithmetic Logic Unit

The ALU is the main unit where the sub-units that perform all the operations are collected. There are 8 different sub-units that enable 8 different operations to be performed here. The Arithmetic Logic Unit consist 8 different operator units. These are one's complement, AND-gate, OR-gate, left shift, XNOR-gate, right shift, subtractor and adder respectively. All sub-units are connected a 8-to-1 multiplexer to select one of the operation.




Figure 1 – ALU design

b) 4 Bit Full Adder

4-bit full adder takes three inputs Ain, Bin and Cin. Ain and Bin used for summation operation. Cin used for carry in and it should takes the value of zero. So bit 0 of Select input is connected with Cin to get zero values. Because the addition operation is performed when the select is "000" and in this case Cin always takes the value "0". There are 4 full adder in 4-bit full adder. In each full adder, a step of the addition process is done. And each bit is connected to Sout output which holds the result of the summation. There are also Cout which holds the most significant bits summation's carry out value and Overflow which shows if the summation overflowed or not.




Figure 2 – 4 Bit Adder

c) AND-gate

AND gate has only two 4-bit input and one 4-bit output. Each bit compares with its own equivalent bit. For example Ain(0) is comparing with Bin(0) and if the both values are 1, the AND gate will return 1.




Figure 3 – 4 Bit AND-gate

d) OR-gate

OR gate has only two 4-bit input and one 4-bit output. Each bit compares with its own equivalent bit. For example Ain(0) is comparing with Bin(0) and if the both values are 1, the OR gate will return 1 or Ain(1) = 0 and Bin(1) = 1 then the result will be 1 again.




Figure 4 – 4 Bit OR-gate

e) One's Complement

One's complement takes one 4-bit input and gives one 4-bit output. The only operation it performs on the given input is inverting each bit.




Figure 5 – One's complement

f) Subtraction

4-bit subtractor takes three inputs Ain, Bin and Cin. Ain and Bin used for subtraction operation. Cin used for carry in and it should takes the value of one. So bit 2 of Select input is connected with Cin to get one value. Because the subtraction operation is performed when the select is "100" and in this case Cin always takes the value "0". There are 4 full adder and 4 XOR-gates in 4-bit subtractor. In each full adder, a step of the subtraction process is done. And each bit is connected to Sout output which holds the result of the subtraction. There are also Cout which indicate that the result is positive or negative. If Cout = "1" then the result will be negative.




Figure 6 – Subtraction Circuit

g) Right Shift

Left shift takes one input and it gives one output. It adds a zero to the left of the given number and deletes the rightmost number. For example let the given number be Ain = "1010". Then the taken output will be shiftOut = "0101".




Figure 7 – Right shift

h) Left Shift

Left shift takes one input and it gives one output. It adds a zero to the right of the given number and deletes the leftmost number. For example let the given number be Ain = "1010". Then the taken output will be shiftOut = "0100".




Figure 8 - Left Shift

i) XNOR-gate

XNOR gate has only two 4-bit input and one 4-bit output. Each bit compares with its own equivalent bit. For example Ain(0) is comparing with Bin(0) and if the both values are 1, the XNOR gate will return 01 or Ain(1) = 0 and Bin(1) = 1 then the result will be 0 in this circumstance.




Figure 9 – XNOR gate

Results

The designed Arithmetic logic unit worked as expected in the simulations and on the board. As a result of the inputs entered into the buttons on the card, the LED turned on as we expected it to be. The result are shown below figures.



Figure 10 – Summation simulation




Figure 11 – AND-gate simulation




Figure 12 – OR-gate simulation



Figure 13 – One's complement simulation




Figure 14 – Subtraction simulation




Figure 15 – Left Shift simulation




Figure 16 – Right Shift simulation




Figure 17 – XOR-gate simulation



Figure 18 - S = "000", A = "0011", B = "1001", X = "1001"




Figure 19 – S = "001", A = "1001", B = "1001", X = "1100"



Figure 20 - S = "010", A = "0011", B = "0001", X = "0022"



Figure 21 - S = "011", A = "0101", B = "0000", X = "1010"




Figure 22 - S = "100", A = "1101", B = "0010", X = "1011"




Figure 23 - S = "101", A = "1101", B = "0100", X = "0110"




Figure 24 – S = "110", A = "0111", B = "0000", X = "1110"



Figure 25 – S = "111", A = "0111", B = "0000", X = "0011"

Conclusion

As expected, the arithmetic logic unit showed the results of the necessary operations with LEDs according to the selected values. Expected results expected results were also obtained in the simulation. There is no error in this lab.

Appendices

a) Arithmetic Logic Unit Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ALU design is
  PORT(Ain: in std logic vector (3 downto 0);
      Bin: in std logic vector (3 downto 0);
      S: in std logic vector (2 downto 0);
     Xout: out std logic vector (3 downto 0);
     result : out std logic vector (1 downto 0));
end ALU design;
architecture ALU architecture of ALU design is
component shifter PORT(
     Ain: in std logic vector(3 downto 0);
     shift Out 1: out std logic vector(3 downto 0));
end component;
component shifter2 PORT(
     Ain: in std logic vector(3 downto 0);
     shift Out 2: out std logic vector(3 downto 0));
end component;
component subtracter PORT( Cin: in std logic;
     Ain: in std logic vector (3 downto 0);
     Bin: in std logic vector (3 downto 0);
      Sout : out std logic vector(3 downto 0);
     Cout: out std logic);
end component;
component demux4bit PORT(
    Cin0,Cin1,Cin2,Cin3,Cin4,Cin5,Cin6,Cin7: in std logic vector(3 downto 0);
    Out1 : out std logic vector(3 downto 0);
    sel: in std logic vector(2 downto 0));
end component;
component onescomplement1 PORT(
    A: in std logic vector(3 downto 0);
    D: out std logic vector(3 downto 0));
end component;
component full4bitAdder PORT(
    A, B: in std logic vector(3 downto 0);
    Cin: in std logic;
    Cout: out std logic;
```

```
Sout : out std logic vector(3 downto 0);
     Overflow: out std logic);
end component;
signal binary adder 1: std logic vector(3 downto 0);
signal or out: std logic vector(3 downto 0);
signal and out: std logic vector(3 downto 0);
signal shift out 1: std logic vector(3 downto 0);
signal alu out: std logic vector(3 downto 0);
signal log out: std logic vector(3 downto 0);
signal adder out: std logic vector(3 downto 0);
signal subtracter1: std logic vector(3 downto 0);
signal xnor out : std logic vector (3 downto 0);
signal shift out 2: std logic vector (3 downto 0);
signal ones complement : std logic vector (3 downto 0);
begin
ones complement1 : onescomplement1 port map(A => Ain, D => ones complement);
shifter 1 : shifter port map(Ain=>Ain, shift Out 1 => shift out);
substracter 1: substracter port map(Cin => Sout(2), Ain => Ain, Bin => Bin, Sout => substracter1,
Cout => result(0));
mux: demux4bit port map(Cin0=>adder out,Cin1=>and out,Cin2=>or out,Cin3=>
ones complement, Cin4 => subtracter1, Cin5 => xnor out, Cin6 => shift out 1, Cin7 =>
shift out 2, Out1 => Xout, sel => S);
adder: full4bitAdder port
map(A=>Alu out,B=>binary adder 1,Cin=>S(0),Cout=>result(0),Overflow=>result(1),
Sout=>adder out);
shifter 2: shifter port map(Ain=>Ain, shift Out 2 => shift out2);
and out <= Ain and Bin;
or out <= Ain or Bin;
xnor out <= Ain xnor Bin;</pre>
end ALU architecture;
b) One's Complement
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity onescomplement1 is
  Port (A: in STD LOGIC VECTOR(3 downto 0);
      D: out STD LOGIC VECTOR(3 downto 0));
end onescomplement1;
```

```
architecture Behavioral of onescomplement1 is
begin
R \leq not A;
end Behavioral;
c) Left Shift
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity shifter is
  PORT(Ain: in std logic vector(3 downto 0);
      shiftOut : out std logic vector(3 downto 0));
end shifter;
architecture behavioral of shifter is
begin
shiftOut<= Ain(2 downto 0)&'0';</pre>
end behavioral;
d) Right Shift
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity shifter2 is
  PORT(Ain: in std logic vector(3 downto 0);
      shiftOut : out std logic vector(3 downto 0));
end shifter2;
architecture behavioral of shifter2 is
begin
shiftOut<= '0' & Ain(3 downto 1);
end behavioral;
```

e) Subtraction

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity halfadder is
  PORT (A, B: in std logic;
      Cout, Sout : out std logic);
end halfadder;
architecture arch ha of halfadder is
begin
Cout \leq A and B;
Sout \leq A xor B;
end arch ha;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity fulladder is
  PORT (Ain, Bin, Cin: in std logic;
      Cout, Sout: out std logic);
end fulladder;
architecture arch fa of fulladder is
component halfadder
  PORT (A, B: in std logic;
      Cout, Sout: out std logic);
end component;
signal sumAB : std logic;
signal carry1: std logic;
signal carry2: std logic;
begin
halfadder1: halfadder port map(A => Ain, B => Bin, Sout=> sumAB, Cout=> carry1);
halfadder2: halfadder port map(A=>sumAB, B=>Cin, Sout=>Sout, Cout=>carry2);
Cout <= carry1 or carry2;
end arch fa;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity subtracter is
```

```
PORT(Cin: in std logic;
      A : in std logic vector (3 downto 0);
      B: in std logic vector (3 downto 0);
      S : out std logic vector(3 downto 0);
      cout: out std logic);
end substracter;
architecture Behavioral of substracter is
component fulladder
  PORT (Ain, Bin, Cin: in std logic;
      Cout, Sout: out std logic);
end component;
signal c0: std logic;
signal c1: std logic;
signal c2: std logic;
signal xor0 : std logic;
signal xor1 : std logic;
signal xor2 : std logic;
signal xor3: std logic;
begin
fa0: fulladder port map(Ain => A(0), Bin => Cin xor B(0), Cin => Cin, Cout => c0, Sout => S(0));
fal: fulladder port map(Ain \Rightarrow A(1), Bin \Rightarrow Cin xor B(1), Cin \Rightarrow c0, Cout \Rightarrow c1, Sout \Rightarrow S(1));
fa2 : fulladder port map(Ain \Rightarrow A(2), Bin \Rightarrow Cin xor B(2), Cin \Rightarrow c1, Cout \Rightarrow c2, Sout \Rightarrow S(2));
fa3: fulladder port map(Ain => A(3), Bin => Cin xor B(3), Cin => c2, Cout => cout, Sout => S(3));
end Behavioral;
f) Multiplexer
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity demux4bit is
  PORT(Cin0: in std logic vector(3 downto 0);
      Cin1: in std logic vector(3 downto 0);
      Cin2: in std logic vector(3 downto 0);
      Cin3: in std logic vector(3 downto 0);
      Cin4: in std logic vector(3 downto 0);
      Cin5: in std logic vector(3 downto 0);
      Cin6: in std logic vector(3 downto 0);
      Cin7: in std logic vector(3 downto 0);
      Out1: out std logic vector(3 downto 0);
      sel: in std logic vector(2 downto 0));
end demux4bit;
```

```
begin
process (sel, Cin0, Cin1, Cin2, Cin3, Cin4, Cin5, Cin6, Cin7)
 begin
 case sel is
  when "000" => Out1 <= Cin0;
  when "001" => Out1 <= Cin1;
  when "010" => Out1 <= Cin2;
  when "011" => Out1 <= Cin3;
  when "100" => Out1 <= Cin4;
  when "101" => Out1 <= Cin5;
  when "110" => Out1 <= Cin6;
  when "111" \Rightarrow Out1 \iff Cin7;
 end case;
end process;
end behavioral;
g) 4 Bit Adder
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity halfAdder is
     PORT( A, B : in std logic;
        Cout, Sout : out std logic);
end halfAdder;
architecture behavioral of halfAdder is
begin
Sout <= A xor B;
Cout <= A and B;
end behavioral;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity full1bitAdder is
  PORT(A, B, Cin: in std logic;
      Cout, Sout : out std_logic);
end full1bitAdder;
architecture behavioral of full1bitAdder is
component halfAdder
```

```
PORT(A, B: in std logic;
      Cout, Sout : out std logic);
end component;
signal sum AB: std logic;
signal carry1: std logic;
signal carry2: std logic;
begin
halfAdder1: halfAdder port map(A=>A,B=>B,Sout=>sum AB,Cout=>carry1);
halfAdder2: halfAdder port map(A=>sum AB,B=>Cin,Sout=>Sout,Cout=>carry2);
Cout <= carry1 or carry2;
end behavioral;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity full4bitAdder is
  PORT(A, B: in std logic vector(3 downto 0);
      Cin: in std logic;
      Cout: out std logic;
      Sout: out std logic vector(3 downto 0);
      Overflow: out std logic);
end full4bitAdder:
architecture behavioral of full4bitAdder is
component full1bitAdder
  PORT(A, B, Cin: in std logic;
      Cout, Sout : out std logic);
end component;
signal CoutInside:std logic vector(4 downto 1);
begin
m0: full1bitAdder port map(A=>A(0),B=>B(0),Cin=>Cin,Sout=>Sout(0),Cout=>CoutInside(1));
m1: full1bitAdder port
map(A=>A(1),B=>B(1),Cin=>CoutInside(1),Sout=>Sout(1),Cout=>CoutInside(2));
m2: full1bitAdder port
map(A=>A(2),B=>B(2),Cin=>CoutInside(2),Sout=>Sout(2),Cout=>CoutInside(3));
m3: full1bitAdder port
map(A=>A(3),B=>B(3),Cin=>CoutInside(3),Sout=>Sout(3),Cout=>CoutInside(4));
Overflow <= CoutInside(4) xor CoutInside(3);
Cout <= CoutInside(4);
end behavioral;
```

h) Constraint

```
set property PACKAGE PIN W15 [get ports {Ain[0]}]
  set property IOSTANDARD LVCMOS33 [get ports {Ain[0]}]
set property PACKAGE PIN V15 [get ports {Ain[1]}]
  set property IOSTANDARD LVCMOS33 [get ports {Ain[1]}]
set property PACKAGE PIN W14 [get ports {Ain[2]}]
  set property IOSTANDARD LVCMOS33 [get ports {Ain[2]}]
set_property PACKAGE_PIN W13 [get_ports {Ain[3]}]
  set property IOSTANDARD LVCMOS33 [get ports {Ain[3]}]
set property PACKAGE PIN V2 [get ports {Bin[0]}]
  set property IOSTANDARD LVCMOS33 [get ports {Bin[0]}]
set property PACKAGE PIN T3 [get ports {Bin[1]}]
  set property IOSTANDARD LVCMOS33 [get ports {Bin[1]}]
set property PACKAGE PIN T2 [get ports {Bin[2]}]
  set property IOSTANDARD LVCMOS33 [get ports {Bin[2]}]
set property PACKAGE PIN R3 [get ports {Bin[3]}]
  set property IOSTANDARD LVCMOS33 [get ports {Bin[3]}]
set property PACKAGE PIN W2 [get ports {S[0]}]
  set property IOSTANDARD LVCMOS33 [get ports {S[0]}]
set property PACKAGE PIN U1 [get ports {S[1]}]
  set property IOSTANDARD LVCMOS33 [get ports {S[1]}]
set property PACKAGE PIN T1 [get ports {S[2]}]
  set property IOSTANDARD LVCMOS33 [get ports {S[2]}]
set property PACKAGE PIN U16 [get ports {Xout[0]}]
  set property IOSTANDARD LVCMOS33 [get ports {Xout[0]}]
set property PACKAGE PIN E19 [get ports {Xout[1]}]
  set property IOSTANDARD LVCMOS33 [get ports {Xout[1]}]
set property PACKAGE PIN U19 [get ports {Xout[2]}]
  set property IOSTANDARD LVCMOS33 [get_ports {Xout[2]}]
set property PACKAGE PIN V19 [get ports {Xout[3]}]
  set property IOSTANDARD LVCMOS33 [get ports {Xout[3]}]
set property PACKAGE PIN U15 [get ports {result[0]}]
  set property IOSTANDARD LVCMOS33 [get_ports {result[0]}]
set property PACKAGE PIN U14 [get ports {result[1]}]
  set property IOSTANDARD LVCMOS33 [get ports {result[1]}]
```

I) Simulation Code

```
library IEEE;
use IEEE.Std_logic_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.Numeric_Std.all;
entity test is
end test;
```

```
component ALU design
  PORT(Ain: in std logic vector (3 downto 0);
   Bin: in std logic vector (3 downto 0);
   S: in std logic vector (2 downto 0);
   Xout: out std logic vector (3 downto 0);
   result : out std logic vector (1 downto 0));
end component;
signal Ain:std logic vector(3 downto 0);
signal Bin:std logic vector(3 downto 0);
signal S:std logic vector(2 downto 0);
signal Xout:std logic vector(3 downto 0);
signal result : std logic vector(1 downto 0);
begin
UUT: ALU design PORT MAP(
   Ain => Ain,
   Bin=> Bin,
   S \Rightarrow S,
   Xout => Xout,
   flags => flags);
test: PROCESS
  BEGIN
  Ain \le "0000";
  Bin <= "0010";
  S \le "000";
  wait for 10ns;
  Ain \le "0000";
  Bin <= "0100";
  S \le "000";
  wait for 10ns;
  Ain \le "0100";
  Bin <= "0100";
  S \le "000";
  wait for 10ns;
  Ain <= "1110";
  Bin <= "0100";
  S \le "000";
```

end process;

end Behavioral;

(Because of test code part is too long I just shared the summation part of it.)