


Workshop 1:

Clock Dividers:

- Question:** Add `clk_en` to the simulation's waveform tab and then run the simulation again. Use the cursor to find the periodicity of this signal (you can select the signal and use arrow keys to reach the exact edges). Capture a waveform picture that shows two occurrences of `clk_en`, and include it in the lab report. Indicate the exact period of the signal in the report.

Answer:



Period of signal: 1.310ms

- Question:** A duty cycle is the percentage of one period in which a signal or system is active: $D = T / P \times 100\%$, where D is the duty cycle, T is the interval where the signal is high, and p is the period. What is the exact duty cycle of `clk_en` signal?

Answer: $D = \frac{T}{P} \times 100\% = 7.63358779 \times 10^{-4} \%$


- Question:** What is the value of `clk_dv` signal during the clock cycle that `clk_en` is high?

	<p>Answer: The value of the <code>clk_dv</code> signal during the clock cycle where <code>clk_en</code> is high is 0.</p>
4.	<p>Question: Draw a simple schematic/diagram of signals <code>clk_dv</code>, <code>clk_en</code>, and <code>clk_en_d</code> signals. It should be a translation of the corresponding Verilog code.</p> <p>Answer:</p>


Debouncing:

1.	<p>Question: What is the purpose of <code>clk_en_d</code> signal when used in expression <code>~step_d[0] & step_d[1] & clk_en_d</code>? Why don't we use <code>clk_en</code>?</p> <p>Answer: <code>clk_en_d</code> is used for debouncing and gets the signal from <code>clk_en</code>. <code>clk_en_d</code> will go high right after <code>clk_en</code> goes high, meaning it is delayed by one clock cycle. This enables debouncing to prevent multiple signals being sent. After the clock goes high, it will disable the next clock tick. If <code>clk_en_d</code> is high then it won't be 1 because that would be two clock ticks in a row. This is what prevents getting multiple signals in a row from pressing the button.</p>
2.	<p>Question: Instead of <code>clk_en <= clk_dv_inc[17]</code>, can we do <code>clk_en <= clk_dv[16]</code>, making the duty cycle of <code>clk_en</code> 50%? Why?</p>

	<p>Answer: Yes. <code>clk_dv[16]</code> gets its value from <code>clk_dv_inc[16]</code>, so the most significant bit of <code>clk_dv</code> will end up being 0 the same number of times it is 1 after enough time. In other words, yes, it will work because the counts will end up being the same.</p>																																								
3.	<p>Question: Include waveform captures that clearly show the timing relationship between <code>clk_en</code>, <code>step_d[1]</code>, <code>step_d[0]</code>, <code>btnS</code>, <code>clk_en_d</code>, and <code>inst_vld</code>.</p> <p>Answer: Waveform captures that clearly show the timing relationship between <code>clk_en</code>, <code>step_d[1]</code>, <code>step_d[0]</code>, <code>btnS</code>, <code>clk_en_d</code>, and <code>inst_vld</code>.</p> <p>Waveform:</p> <table border="1"> <thead> <tr> <th>Name</th><th>Value</th></tr> </thead> <tbody> <tr><td>RsRx</td><td>1</td></tr> <tr><td>RsTx</td><td>1</td></tr> <tr><td>led[7:0]</td><td>00000000</td></tr> <tr><td>num_instr[15]</td><td>xxxxxxxx</td></tr> <tr><td>instr[7:0]</td><td>xxxxxxxx</td></tr> <tr><td>f[31:0]</td><td>xxxxxxxx</td></tr> <tr><td>status[31:0]</td><td>xxxxxxxx</td></tr> <tr><td>sw[7:0]</td><td>00000100</td></tr> <tr><td>clk</td><td>0</td></tr> <tr><td>btnS</td><td>1</td></tr> <tr><td>btnR</td><td>0</td></tr> <tr><td>i[31:0]</td><td>xxxxxxxx</td></tr> <tr><td>clk_en</td><td>0</td></tr> <tr><td>clk_en_d</td><td>0</td></tr> <tr><td>step_d[2:0]</td><td>100</td></tr> <tr><td> [2]</td><td>1</td></tr> <tr><td> [1]</td><td>0</td></tr> <tr><td> [0]</td><td>0</td></tr> <tr><td>inst_vld</td><td>0</td></tr> </tbody> </table>	Name	Value	RsRx	1	RsTx	1	led[7:0]	00000000	num_instr[15]	xxxxxxxx	instr[7:0]	xxxxxxxx	f[31:0]	xxxxxxxx	status[31:0]	xxxxxxxx	sw[7:0]	00000100	clk	0	btnS	1	btnR	0	i[31:0]	xxxxxxxx	clk_en	0	clk_en_d	0	step_d[2:0]	100	[2]	1	[1]	0	[0]	0	inst_vld	0
Name	Value																																								
RsRx	1																																								
RsTx	1																																								
led[7:0]	00000000																																								
num_instr[15]	xxxxxxxx																																								
instr[7:0]	xxxxxxxx																																								
f[31:0]	xxxxxxxx																																								
status[31:0]	xxxxxxxx																																								
sw[7:0]	00000100																																								
clk	0																																								
btnS	1																																								
btnR	0																																								
i[31:0]	xxxxxxxx																																								
clk_en	0																																								
clk_en_d	0																																								
step_d[2:0]	100																																								
[2]	1																																								
[1]	0																																								
[0]	0																																								
inst_vld	0																																								
4.	<p>Question: Draw a simple schematic/diagram of the signals above. It should be a translation of the corresponding Verilog code.</p> <p>Answer:</p>																																								




Register File:	
1.	<p>Question: Find the line of code where a register is written with a non-zero value. Is this sequential logic or combinatorial logic?</p> <p>Answer: Line of code:</p> <pre> 32 else if (i_wstb) 33 rf[i_wsel] <= i_wdata; </pre> <p>The logic is sequential since it uses non-blocking assignment, <=.</p>
2.	<p>Question: Find the lines of code where the register values are read out from the register file. Is this sequential or combinatorial logic? If you were to manually implement the readout logic, what kind of logic elements would you use?</p> <p>Line of code:</p> <pre> 35 assign o_data_a = rf[i_sel_a]; 36 assign o_data_b = rf[i_sel_b]; </pre> <p>This is combinatorial logic because it doesn't use data from "history". To manually implement the readout logic, we could use two 4x1 multiplexers.</p>
3.	<p>Question: Draw a circuit diagram of the register file block. It should be a translation of the corresponding Verilog code.</p> <p>Answer:</p>



4. **Question:** Capture a waveform that shows the first time register 3 is written with a non-zero value.

Answer:



Workshop 2:

Nicer UART Output

```
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
ISim>
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
   5 ... led output changed to   00000000
 1501000 ... Running instruction 00000100
 5243925 ... instruction 00000100 executed
 5243925 ... led output changed to 00000001
 6001000 ... Running instruction 00000000
 9176085 ... instruction 00000000 executed
 9176085 ... led output changed to 00000010
10501000 ... Running instruction 00010011
14418965 ... instruction 00010011 executed
14418965 ... led output changed to 00000011
15001000 ... Running instruction 10000110
18351125 ... instruction 10000110 executed
18351125 ... led output changed to 00000100
19501000 ... Running instruction 01100011
23594005 ... instruction 01100011 executed
23594005 ... led output changed to 00000101
24001000 ... Running instruction 11000000
27526165 ... instruction 11000000 executed
27526165 ... led output changed to 00000110
27578775 UART0 Received word 30303430 (0040)
28501000 ... Running instruction 11010000
31458325 ... instruction 11010000 executed
31458325 ... led output changed to 00000111
31510935 UART0 Received word 30303033 (0003)
33001000 ... Running instruction 11100000
36701205 ... instruction 11100000 executed
36701205 ... led output changed to 00001000
36753815 UART0 Received word 30304330 (00C0)
37501000 ... Running instruction 11110000
40633365 ... instruction 11110000 executed
40633365 ... led output changed to 00001001
40685975 UART0 Received word 30313030 (0100)
Stopped at time : 42002 us : File "C:/Users/Student/Desktop/src \(1\)/tb/tb.v" Line 56
ISim> |
```

An Easier Way to Load Sequencer Program

ISim P.20131013 (signature 0x7708f090)

WARNING: A WEBPACK license was found.

WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.

WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.

This is a Lite version of ISim.

Time resolution is 1 ps

ISim>

run all

Simulator is doing circuit initialization process.

Finished circuit initialization process.

```
5 ... led output changed to 00000000
1501000 ... Running instruction 00000100
5243925 ... instruction 00000100 executed
5243925 ... led output changed to 00000001
6001000 ... Running instruction 00000000
9176085 ... instruction 00000000 executed
9176085 ... led output changed to 00000010
10501000 ... Running instruction 00010011
14418965 ... instruction 00010011 executed
14418965 ... led output changed to 00000011
15001000 ... Running instruction 10000110
18351125 ... instruction 10000110 executed
18351125 ... led output changed to 00000100
19501000 ... Running instruction 01100011
23594005 ... instruction 01100011 executed
23594005 ... led output changed to 00000101
24001000 ... Running instruction 11000000
27526165 ... instruction 11000000 executed
27526165 ... led output changed to 00000110
27578775 UART0 Received word 30303430 (0040)
28501000 ... Running instruction 11010000
31458325 ... instruction 11010000 executed
31458325 ... led output changed to 00000111
31510935 UART0 Received word 30303033 (0003)
33001000 ... Running instruction 11100000
36701205 ... instruction 11100000 executed
36701205 ... led output changed to 00001000
36753815 UART0 Received word 30304330 (00C0)
37501000 ... Running instruction 11110000
40633365 ... instruction 11110000 executed
40633365 ... led output changed to 00001001
40685975 UART0 Received word 30313030 (0100)
```

Stopped at time : 42002 us : [File "C:/Users/Student/Desktop/src \(1\)/tb/tb.v" Line 56](file:///C:/Users/Student/Desktop/src%20(1)/tb/tb.v)

ISim>

Fibonacci Numbers

```
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and t
This is a Lite version of ISim.
Time resolution is 1 ps
ISim>
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
 5 ... led output changed to      00000000
1501000 ... Running instruction    00110000
5243925 ... instruction    00110000 executed
5243925 ... led output changed to      00000001
6001000 ... Running instruction    00000001
9176085 ... instruction    00000001 executed
9176085 ... led output changed to      00000010
10501000 ... Running instruction    11000000
14418965 ... instruction    11000000 executed
14418965 ... led output changed to      00000011
14471575 UART0 Received byte 30303031 (0001)
15001000 ... Running instruction    00010001
18351125 ... instruction    00010001 executed
18351125 ... led output changed to      00000100
19501000 ... Running instruction    11010000
23594005 ... instruction    11010000 executed
23594005 ... led output changed to      00000101
23646615 UART0 Received byte 30303031 (0001)
24001000 ... Running instruction    01000110
27526165 ... instruction    01000110 executed
27526165 ... led output changed to      00000110
28501000 ... Running instruction    11100000
31458325 ... instruction    11100000 executed
31458325 ... led output changed to      00000111
31510935 UART0 Received byte 30303032 (0002)
33001000 ... Running instruction    01110100
36701205 ... instruction    01110100 executed
36701205 ... led output changed to      00001000
37501000 ... Running instruction    01111001
40633365 ... instruction    01111001 executed
40633365 ... led output changed to      00001001
42001000 ... Running instruction    01000110
45876245 ... instruction    01000110 executed
45876245 ... led output changed to      00001010
46501000 ... Running instruction    11100000
49808405 ... instruction    11100000 executed
49808405 ... led output changed to      00001011
49861015 UART0 Received byte 30303033 (0003)
51001000 ... Running instruction    01110100
55051285 ... instruction    01110100 executed
55051285 ... led output changed to      00001100
55501000 ... Running instruction    01111001
58983445 ... instruction    01111001 executed
58983445 ... led output changed to      00001101
60001000 ... Running instruction    01000110
62915605 ... instruction    01000110 executed
62915605 ... led output changed to      00001110
64501000 ... Running instruction    11100000
68158485 ... instruction    11100000 executed
68158485 ... led output changed to      00001111
68211095 UART0 Received byte 30303035 (0005)
```

seq. code :

100100


```
00110000
00000001
11000000
00010001
11010000
01000110
11100000
01110100
01111001
01000110
11100000
01110100
01111001
01000110
11100000
01110100
01111001
01000110
11100000
01110100
01111001
01000110
11100000
01110100
01111001
01000110
11100000
01110100
01111001
01000110
11100000
01110100
01111001
01000110
11100000
01110100
01111001
```

Reflection on what we learned

As a group we learned how difficult it is to use hardware description languages like Verilog. However, through practice we learned how to use the Xilinx software with the FPGA boards, how to modify and write testbench files, and how to run simulations and read the waveforms. We also gained insight on how machine instructions like push, add, multiply, etc. work in a computer system.