{"payload":{"header_redesign_enabled":false,"results":[{"id":"139073788","archived":false,"color":"#DAE1C2","followers":41,"has_funding_file":false,"hl_name":"sgherbst/svreal","hl_trunc_description":"Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":139073788,"name":"svreal","owner_id":19254098,"owner_login":"sgherbst","updated_at":"2021-01-13T23:22:18.259Z","has_issues":true}},"sponsorable":false,"topics":["simulation","verilog","vcs","synthesis","vivado","systemverilog","fixed-point","floating-point","icarus-verilog","iverilog","icarus","verilator","xrun","synthesizable","xcelium","irun","ncsim"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":82,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asgherbst%252Fsvreal%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/sgherbst/svreal/star":{"post":"YGVw0PC6V5VSvji43vWV1e1chbzbsZX501uSYkOchNMA_cdmUjxd1OtJbHlEuK1JRJfed_7OU96m-QLBNZNDAg"},"/sgherbst/svreal/unstar":{"post":"fn-cri-EokHPuAT2_YZXHXb6dF_pBqL-VQljy-LTVCzhe5unGlOWtE3iJJZ41ytqAT3AUQhAscEWg0GBPsk0PA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"99p_oMVHuU3nE0rzPSEQjAs9-maY-5JgSkTTJGhK2rnC2g9_sORQb-vpVTdU5vkoEXKLL9RE0pI2bAlc_7itTg"}}},"title":"Repository search results"}