

# Homework 4

CSE 232

May 2021

Design a 6 bit register for *load*, *swap*, *clear* using the control inputs (*ld*, *sw*, *cl*) to swap the 6 bits data inputs  $I_5 I_4 I_3 I_2 I_1 I_0$  and result the data outputs  $Q_5 Q_4 Q_3 Q_2 Q_1$ . The load input will load the data to register, the clear input will load 0 to the register and the swap function *swap* the consecutive bits. For example, after running the swap function, the abcdef will become badefe. The bits at location 5 and 6 are swapped, the bits at 4 and 3 are swapped, the bits at 2 and 1 locations are swapped.

(The priority rank is clear, load, swap)

Make your design following the steps below

- 1- Define MUX size
- 2- Create MUX table
- 3- Connect MUX input
- 4- Map control lines

Süleyman  
Gökbol  
1801042656

## Step 1: Define Mux Size

load + swap + clear + present  
ld sw cl pv



= 4 operations

↳  $S_0$  4x1 MUX

## Step 2: Create MUX Operation Table

	$S_1$	$S_0$	Operation
0	0	0	Maintain Present Value
1	0	1	Load
2	1	0	Swap
3	1	1	Clear

## Step 3: Connect MUX Inputs



## Step 4: Map Control Lines

Inputs	Outputs	Operation
$C_1$ $I_d$ $sw$	$S_1$ $S_0$	
0 0 0	0 0	Maintain Present Value
0 0 1	1 0	Swap Values
0 1 X	0 1	Load Values
1 X X	1 1	Clear All Values

$$S_1 = SW(C_1) \cdot (I_d)^T + C_1$$

$$S_0 = (C_1)^T \cdot I_d + C_1$$