GTU DEPARTMENT OF COMPUTER ENGINEERING

CSE 331 Computer Organization Autumn 2022/2023

HOMEWORK 3 REPORT

SÜLEYMAN GÖLBOL 1801042656

Adder Testbench

```
VSIM 129> step -current
# time = 0, a =0000000101011011, b=0000000001100111, c_in=0, sum=0000000111000010, c_out=z
# time = 25, a =0000000101011011, b=0000000001100111, c_in=1, sum=0000000111000011, c_out=z
# time = 50, a =1011101110110010, b=0010101101100111, c_in=0, sum=1110011100011001, c_out=z
```

Other 16 bit modules works like that.

Next_program_counter Component

```
VSIM 132> step -current

# Clock is 1 / Branch is 0 / Next program counter is 0000000100

# Branch address is 0000011110

# Clock is 0 / Branch is 0 / Next program counter is 0000000100

# Branch address is 0000011110

# Clock is 1 / Branch is 0 / Next program counter is 0000001000

# Branch address is 0000011110

# Clock is 0 / Branch is 1 / Next program counter is 0000001000

# Branch address is 0000011110

# Clock is 1 / Branch is 1 / Next program counter is 0000010101

# Branch address is 0000011110

# Clock is 1 / Branch is 1 / Next program counter is 0000101010

# Branch address is 0000011110
```

When the clock is 1, it increments the program counter by 4. If branch is equal to 1 it jumps.

Note: I changed to increment counter by 1 so that file operations works correctly.

INSTRUCTION_MEM Component

```
VSIM 140> step -current
# Address to read: 00000000000000001100110011 (dec: 13107)
#
# Address to read: 00000000001 (dec: 1)
# Instruction: 000100010001001101110111011 (dec: 286374843)
#
# Address to read: 0000000001 (dec: 1)
# Instruction: 000100010001001101110111011 (dec: 286374843)
#
# Address to read: 0000000001 (dec: 1)
# Instruction: 001000100010001101110111011 (dec: 286374843)
#
# Address to read: 0000000010 (dec: 2)
# Instruction: 0010001000100010010001000100 (dec: 572671044)
#
# Address to read: 0000000010 (dec: 2)
# Instruction: 001000100010001000100010001000100 (dec: 572671044)
```

I put some value in instruction mem. When reads it prints the instruction

successfully. (Input: address to read, output: instruction)

CONTROL COMPONENT

Types and Instr	Opcode	RegDst	Branch	MemRead	MemToReg	MemWrite	ALUSrc	RegWrite	AluOP
R-TYPE INSTR (add, sub, slt, and, or, sll, srl, mult)	000000	1	0	0	0	0	0	1	000
addi	000001	0	0	0	0	0	1	1	001
lw	000010	0	0	1	1	0	1	1	010
sw	000011	х	0	0	x	1	1	0	011
beq	000100	х	1	0	x	0	0	0	100
bne	000101	х	1	0	x	0	0	0	100
slti	000110	0	0	0	0	0	1	1	101
andi	000111	0	0	0	0	0	1	1	101
ori	001000	0	0	0	0	0	1	1	110
li	001001	0	х	0	0	0	1	1	111

These are the control signals for instructions.

Note: Unfortunately, I couldn't create instructions for j type since I couldn't handle new signals for jumps.


TRUTH TABLE				
ALUOp[2]	beq+bne+slti			
ALUOp[1]	slti+andi+ori			
ALUOp[0]	addi+sw+slti+andi+li			
RegDst	rtype			
Branch	beq+bne			
MemRead	lw			
MemToReg	lw			
MemWrite	sw			
ALUSrc	addi+andi+ori+slti+lw+sw+li			
RegWrite	rtype+addi+andi+ori+slti+lw+li			

I derived this truth table for signal outputs.

This is the testbench result for control. Which opcode belongs to which instruction writes in above table.

```
VSIM 144> step -current
# Opcode: 000000
# RegDst: 1, Branch: 0, MemRead: 0, MemToReg: 0, MemWrite: 0, ALUSrc: 0, RegWrite: 1, ALUOp: 000
# RegDst: 0, Branch: 0, MemRead: 0, MemToReg: 0, MemWrite: 0, ALUSrc: 1, RegWrite: 1, ALUOp: 001
# Opcode: 000010
# RegDst: 0, Branch: 0, MemRead: 1, MemToReg: 1, MemWrite: 0, ALUSrc: 1, RegWrite: 1, ALUOp: 010
# RegDst: 0, Branch: 0, MemRead: 0, MemToReg: 0, MemWrite: 0, ALUSrc: 1, RegWrite: 0, ALUOp: 011
# Opcode: 000100
# RegDst: 0, Branch: 1, MemRead: 0, MemToReg: 0, MemWrite: 0, ALUSrc: 0, RegWrite: 0, ALUOp: 100
# Opcode: 000101
# RegDst: 0, Branch: 1, MemRead: 0, MemToReg: 0, MemWrite: 0, ALUSrc: 0, RegWrite: 0, ALUOp: 100
# Opcode: 000110
# RegDst: 0, Branch: 0, MemRead: 0, MemToReg: 0, MemWrite: 0, ALUSrc: 1, RegWrite: 1, ALUOp: 101
# RegDst: 0, Branch: 0, MemRead: 0, MemToReg: 0, MemWrite: 0, ALUSrc: 1, RegWrite: 1, ALUOp: 101
# Opcode: 001000
# RegDst: 0, Branch: 0, MemRead: 0, MemToReg: 0, MemWrite: 0, ALUSrc: 1, RegWrite: 1, ALUOp: 110
# Opcode: 001001
# RegDst: 0, Branch: 0, MemRead: 0, MemToReg: 0, MemWrite: 0, ALUSrc: 1, RegWrite: 1, ALUOp: 111
```

AluControl Component



The truth table of AluControl is:



The testbench is like that. It works as exactly like my table.

```
VSIM 147> step -current

# ALUOp: 000, Funct: 000000, AluCtr: 000

# ALUOp: 000, Funct: 000001, AluCtr: 010

# ALUOp: 000, Funct: 000010, AluCtr: 010

# ALUOp: 000, Funct: 000011, AluCtr: 011

# ALUOp: 000, Funct: 000100, AluCtr: 100

# ALUOp: 000, Funct: 000101, AluCtr: 101

# ALUOp: 000, Funct: 000101, AluCtr: 101

# ALUOp: 001, Funct: 000000, AluCtr: 000

# ALUOp: 010, Funct: 000000, AluCtr: 000

# ALUOp: 011, Funct: 000000, AluCtr: 010

# ALUOp: 100, Funct: 000000, AluCtr: 011

# ALUOp: 101, Funct: 000000, AluCtr: 011

# ALUOp: 111, Funct: 000000, AluCtr: 100

# ALUOp: 111, Funct: 000000, AluCtr: 000

# ALUOp: 111, Funct: 000000, AluCtr: 000
```

Alu16 Component

This part is similar to Homework 2. I changed the 32 bits to 16 bits. It Takes 2 number a and b, makes the operation and returns result.

SELECT INPUTS:

```
000 001 100 tei({16'd0,add_wire}, {16'd0,subs_wire}, {16'd0,slt_wire}, {16'd0,and_wire}, {16'd0,or_wire}, {16'd0,xor_wire}, {16'd0,nor_wire}, // TODO convert to sll and srl instead these wife! ALUop, resul1:00
```



```
# Select: 100
# 0000010011010010
# 0000100001101010
 result:
 0000110011111010
# Select: 101
# A and B:
# 0000010011010010
# 0000100001101010
# result:
# 0000110010111000
# Select: 110
# A and B:
# 0000010011010010
# 0000100001101010
# result:
# 1111001100000101
# Select: 111
# A and B:
# 0000010011010010
 0000100001101010
 result:
 XXXXXXXXXXXXXX
```

I didn't add mult as 16 bits so it shows x.

Register Component

```
# Clock: 0 , RegWrite: x, Read reg input1: 001, Read reg input2: 010 , Write Register: xxx
# Data to write: xxxxxxxxxxxxxx
# Readed data1: xxxxxxxxxxxxxxx
# Clock: 1 , RegWrite: 1, Read reg input1: 001, Read reg input2: 010 , Write Register: 001
# Data to write: 11111111100000000
# Readed data1: 11111111100000000
# Readed data2: xxxxxxxxxxxxxxx
#
# Clock: 1 , RegWrite: 1, Read reg input1: 001, Read reg input2: 010 , Write Register: 010
# Data to write: 111111111111111
# Readed data1: 1111111111111111
# Readed data2: 11111111111111111
```

Registers testbench results are like that.

Data Memory Component

After setting memread to 1 and memwrite to 0,

```
#
# Clock is 1, MemWrite is 0, MemRead is 1
# Data to write 0000000000000001
# Data to Read is 000000000000001
# Adress is 000100010001
```

Note: I have 3 files for register, instructions and data memory. They need to be modelsim folder so that works correctly.

Mips16bits Module

S

Add Testbench

```
VSIM 123> step -current

# Clock is 1, Program counter(PC): 0, Aluctr: 000, AluOp: 000, AluSrc: 0, Branch signal: 0

# ADD Operation

# Instruction => Opcode: 000000, Rs: 0011 (Dec: 3), Rt: 0001 (Dec: 1), Rd: 0010 (Dec: 2), Fnct: 000000

# A: 0000000011111111

# B: 1010101010101010

# Result: 1010101110101001

# ** Note: $finish : C:/Apparatus/GTU/Year4/CSE331/hw3/src/testbench_add.v(40)

# Time: 6 ps Iteration: 1 Instance: /testbench_add

# 1
```

Sub Testbench

```
VSIM 149> step -current

# Clock is 1, Program counter(PC): 1, Aluctr: 001, AluOp: 000, AluSrc: 0, Branch signal: 0

# SUB Operation

# Instruction => Opcode: 000000, Rs: 0010 (Dec: 2), Rt: 0011 (Dec: 3), Rd: 0100 (Dec: 4), Fnct: 000001

# A: 10101011101010101

# B: 000000001111111

# Result: 101010101010101010

# ** Note: $finish : C:/Apparatus/GTU/Year4/CSE331/hw3/src/testbench_sub.v(43)


# Time: 10 ps Iteration: 1 Instance: /testbench_sub

# 1

# Prock in Module testbench sub at C:/Apparatus/CSTU/Year4/CSE331/hw3/src/testbench sub v. line 42
```

Slt Testbench

It has problem with printing Rt value but works correctly except than that.



And Testbench

Or Testbench

```
VSIM 173> step -current

# Clock is 1, Program counter(PC): 4, Aluctr: 100, AluOp: 000, AluSrc: 0, Branch signal: 0

# OR Operation

# Instruction => Opcode: 000000, Rs: 0000 (Dec: 0), Rt: 0001 (Dec: 1), Rd: 0010 (Dec: 2), Fnct: 000100

# A: 00000000000000000

# B: 1010101010101010

# Result: 1010101010101010

# Result: 1010101010101010

# ** Note: $finish : C:/Apparatus/GTU/Year4/CSE331/hw3/src/testbench_or.v(43)

# Time: 22 ps Iteration: 1 Instance: /testbench_or
```

Sll Testbench

```
VSIM 176> step -current

# Clock is 1, Program counter(PC): 5, Aluctr: 101, Alu0p: 000, AluSrc: 0, Branch signal: 0

# SLL Operation

# Instruction => Opcode: 000000, Rs: 0010 (Dec: 2), Rt: 1110 (Dec: 14), Rd: 0011 (Dec: 3), Fnct: 000101

# A: 1010101010101010

# B: 000000000000000001

# Result: 0101010101010100

# ** Note: $finish : C:/Apparatus/GTU/Year4/CSE331/hw3/src/testbench_sll.v(43)

# Time: 26 ps Iteration: 1 Instance: /testbench_sll

# A Procedure Module testbench_sll at C./Apparatus/GTU/Year4/CSE331/hw3/src/testbench_sll at A Procedure Module testbench_sll at A Procedure Module testbench_
```

Srl Testbench

```
VSIM 179> step -current

# Clock is 1, Program counter(PC): 6, Aluctr: 110, AluOp: 000, AluSrc: 0, Branch signal: 0

# SRL Operation

# Instruction => Opcode: 000000, Rs: 0010 (Dec: 2), Rt: 1110 (Dec: 14), Rd: 0011 (Dec: 3), Fnct: 000110

# A: 1010101010101010

# B: 000000000000000001

# Result: 0101010101010101

# ** Note: $finish : C:/Apparatus/GTU/Year4/CSE331/hw3/src/testbench_srl.v(43)

# Time: 30 ps Iteration: 1 Instance: /testbench_srl

# 1
```

Andi Testbench

```
VSIM 182> step -current

# Clock is 1, Program counter(PC): 13, Aluctr: 011, AluOp: 101, AluSrc: 1, Branch signal: 0

# ANDI Operation

# Instruction => Opcode: 000111, Rs: 0101 (Dec: 5), Rt: 0110 (Dec: 6), Immediate: 000000000010101

# A: 11111111111111

# B: 0000000000010101

# Result: 0000000000010101

# ** Note: $finish : C:/Apparatus/GTU/Year4/CSE331/hw3/src/testbench_andi.v(51)

# Time: 54 ps Iteration: 1 Instance: /testbench_andi

# 1

# Brank in Module testbench andi at C:/Apparatus/GTU/Year4/CSE331/hw3/src/testbench_andi.v line 51
```

Addi Testbench

Beq Testbench

```
# Clock is 1, Program counter(PC): 10, Aluctr: 001, AluOp: 011, AluSrc: 0, Branch signal: 1
# BEQ Operation
# Instruction => Opcode: 000100, Rs: 0000 (Dec: 0), Rt: 0101 (Dec: 5), Rd: 0000 (Dec: 0), Fnct: 000000
# A: 00000000000000000
# B: 111111111111111
# Result: 000000000000000001
# ** Note: $finish : C:/Apparatus/GTU/Year4/CSE331/hw3/src/testbench_beq.v(43)
# Time: 46 ps Iteration: 1 Instance: /testbench_beq
# 1
# Break in Module testbench_beq at C:/Apparatus/GTU/Year4/CSE331/hw3/src/testbench_beq.v line 43

muit. -sim
```

It works correctly. To understand that use testbench_mips16bits module because there you can see it changes next program counter.

Bne Testbench

```
VSIM 200> step -current
# Clock is 1, Program counter(PC): 12, Aluctr: 010, AluOp: 100, AluSrc: 1, Branch signal: 0
# BNE Operation
# Instruction => Opcode: 000110, Rs: 0101 (Dec: 5), Rt: 0110 (Dec: 6), Rd: 0000 (Dec: 0), Fnct: 000101
# A: 11111111111111
# B: 00000000000010101
# Result: 00000000000000001
# ** Note: $finish : C:/Apparatus/GTU/Year4/CSE331/hw3/src/testbench_bne.v(54)
# Time: 46 ps Iteration: 1 Instance: /testbench_bne
# 1
# Break in Module testbench bne at C:/Apparatus/GTU/Year4/CSE331/hw3/src/testbench bne.v line 54
```

To understand that use testbench_mips16bits module because there you can see it changes next program counter.

Slti Testbench

```
VSIM 203> step -current
# Clock is 1, Program counter(PC): 12, Aluctr: 010, AluOp: 100, AluSrc: 1, Branch signal: 0
# SLTI. Operation
# Instruction => Opcode: 000110, Rs: 0101 (Dec: 5), Rt: 0110 (Dec: 6), Immediate: 0000000000010101
        111111111111111111
# A :
# B :
        00000000000010101
# Result: 00000000000000001
# ** Note: $finish : C:/Apparatus/GTU/Year4/CSE331/hw3/src/testbench_slti.v(51)
    Time: 50 ps Iteration: 1 Instance: /testbench slti
        slt rd, rs, rt \# R[rd] = (R[rs] < R[rt])
                                                              shamt
                                     rt
                                                   rd
                                                                             func
         op
                       rs
```

Ori Testbench


Lw Testbench

Before test, the registers:

```
register_contents.txt
0000000000000000 // $0
1010101010101010 // $1
0000000000000001 // $2
0000000011111111 // $3
0000000000000011 // $4
0000011001010010 // $5
1110010000000000 // $6
1111111111111000 // $7
1111111111111100 // $8
 1010101010101010 // $9
1111000111110000 // $10
0000000001111111 // $11
0000000000010001 // $12
0000000000000011 // $13
0000000000000001 // $14
 1111110001111000 // $15
```

Test

After test, the registers



Sw Testbench

```
# Loading work.data_mem
VSIM 225> step -current
# Clock is 1, Program counter(PC): 9, Aluctr: 000, AluOp: 010, AluSrc: 1, Branch signal: 0
# SW Operation
# Instruction => Opcode: 000011, Rs: 0000 (Dec: 0), Rt: 1011 (Dec: 11), Immediate: 0000000000001111
# A: 00000000000000000000
# B: 00000000000001111
# Result: 00000000000001111
# ** Note: $finish : C:/Apparatus/GTU/Year4/CSE331/hw3/src/testbench_sw.v(51)
# Time: 42 ps Iteration: 1 Instance: /testbench_sw
# 1
# Break in Module testbench_sw at C:/Apparatus/GTU/Year4/CSE331/hw3/src/testbench_sw.v line 51
```

Unfortunately I couldn't finish this.

Li

Since time limitation, I couldn't implement load immediate exactly.

J Type Instructions

I couldn't implement j type instructions.