MODEL 794 QUAD GATE/DELAY UNIT

FEATURES:

- · Wide Range Less than 100 nSec to over 10 Sec
- · 'Set Reset' Flip-Flop Mode
- No Deadtime
- · Computer/Remote Programming via a 0 Volt to 10 Volt Input

GENERAL DESCRIPTION

The Quad Gate/Delay Generator, Model 794, complies fully with the NIM specification TID-20893 and is packaged in a single width module. In 'monostable mode', gate/delay periods may be adjusted either locally or remotely from less than 100 nSec to more than 10 seconds. Each channel also operates in a 'set-reset flip-flop' mode. A bright LED indicates an active, logic '1', gate condition. Versatile input and output structures provide compatibility with NIM, ECL, and TTL standards. Further flexibility is afforded by programming jumpers mounted on the printed circuit board. These jumpers allow selected inputs and outputs to be assigned alternate logic functions or polarities.

TIME-BASE DESCRIPTION

The model 794 time-base circuit is non-updating and exhibits essentially no deadtime. Monostable gate/delay periods are selected by a combination of the "RANGE" switch and a time vernier potentiometer or, by jumper option, the "RANGE" switch and an analog programming input. A monitor test point provides a 0 to 1 Volt output which is proportional to the gate/delay period. Setting the gate/delay period with an oscilloscope is easily accomplished by using the "TRIGGER" pushbutton. Depressing this switch for more than 0.5 seconds causes the time-base to retrigger at a 1 KHz rate. In the bistable mode, the gate/delay period is equal to the interval between the arrival of the trigger and reset functions. The "DELAY" output always occurs at the trailing edge of the "GATE" output. The "DELAY" output width may be adjusted by a front panel potentiometer.

INPUT DESCRIPTION

There are three ways to trigger the Model 794: (1) "TRIGGER" input; (2) "OR" input; and (3) "TRIGGER" pushbutton. These functions are enabled in both monostable and bi-stable modes.

The "TRIGGER" input is compatible with both TTL levels and negative NIM logic. This input presents a high impedance to positive signals and 50 ohms to negative signals. The time-base triggers on the leading edge of the input pulse regardless of its polarity. The gate period is independent of the "TRIGGER" pulse width.

"OR" is a negative NIM logic input which is configured with program jumpers. The "OR" input is always logically 'ORed' with the time-base output. Assuming a quiescent time-base, the "GATE" output width is equal to the "OR" input width. A program jumper enables the 'input OR' mode in which the "OR" input also triggers the time-base. 'Input OR' mode produces a "GATE" output equal to the width of the "OR" input or the preset time whichever is greater. An additional jumper allows "OR" to be a high impedance or 50 ohms. Note that the high impedance 'input OR' mode allows multiple channels or multiple modules to be triggered from a single output, i.e., high impedance pick-off.

The "TRIGGER" pushbutton offers two operating modes for manual triggering. 'Single trigger' mode is executed by pushing and releasing the switch in less than 0.5 seconds. This produces a single trigger pulse. 'Retrigger mode' is executed by pushing and holding the switch for more than 0.5 seconds.

MODEL 794

INPUT DESCRIPTION (continued)

In the bistable mode the channel is triggered or 'set' and remains in that state until 'reset' by the negative NIM compatible "RESET" input or the "RESET" pushbutton. The "TRIGGER" and "OR" inputs are inhibited from 'setting' the channel when "RESET" is at logic '1'. The "RESET" I/P is enabled only in the bistable mode.

"INHIBIT" is a negative NIM compatible input. All outputs are forced to their quiescent state whenever "INHIBIT" is logic '1'. "GATE" transitions resulting from "INHIBIT" do not generate "DELAY" outputs.

A special feature of the Model 794 is the analog "PROGRAMMING" input. Enabled by program jumpers, each input accepts 0 to +10 Volt levels and produces a 5% to 105% adjustment of the selected range. The analog voltage is received differentially to relieve the noise and common mode offsets associated with long cable runs.

OUTPUT DESCRIPTION

Each channel has five (5) outputs. "GATE", "GATE", and "DELAY" are negative NIM current source outputs governed by the trigger rules described above. "TTL" is a TTL compatible output which can be assigned to either the "GATE" or "DELAY" function. A second jumper associated with TTL provides a 'true' or 'complement' feature. "ECL" is a differential ECL output conforming to CERN note EP 79-01 and is jumper programmed to be identical to either "GATE" or "DELAY".

BIN GATE DESCRIPTION

The model 794 is capable of driving the 'bin gate' of the host bin. A switch mounted on the rear panel enables or disables the "BIN GATE" feature. Individual channels are selected to supply this gate signal via program jumpers. More than one channel may be selected resulting in a 'bin gate' which is the logical OR of the selected channels.

MANUAL CONTROL SUMMARY

Range Switch

A ten position rotary switch selects one of eight 'full scale' times for the 'monostable' mode. The remaining two positions are for 'bistable' mode. RANGE positions are: 1 μ Sec, 10 μ Sec, 0.1 mSec, 1 mSec, 10 mSec, 0.1 Sec, 10 Sec, FF and FF.

Trigger Pushbutton

Provides a manual 'trigger' function. 'Single trigger' mode is implemented by pressing and releasing in less than 0.5 seconds. 'Retrigger' mode is implemented pressing and holding for more than 0.5 seconds.

Reset Pushbutton

Provides a manual 'reset' function.

Time Vernier Potentiometer

Adjusts the monostable time-base form approximately 5.0% to 105.0% of the selected range in 'local' programming mode. The potentiometer is disable in 'remote' programming and 'bistable' modes.

Delay Width

Adjusts the width of the delay output from 10 nSec to 100 nSec.

MODEL 794

INPUT CHARACTERISTICS

All input connections are made with LEMO connectors.

Negative NIM Inputs are 50 ohms, logic '0' = +/-1mA, LOGIC '1' = -14 to -18 mA.

"TRIGGER" : A high impedance for positive logic levels. Positive

logic '0' less than 0.5 V, logic '1' less than 1.5 V. Negative

NIM for negative logic levels.

"OR" : Negative NIM when jumpered as 50 ohm impedance. For

high impedance, logic 1 0 1 = +/-50 mV, logic 1 1 1 = -0.7 to

-0.9 V. "OR" is shipped as high impedance 'input OR'.

"INHIBIT" : Negative NIM input.

"RESET : Negative NIM input. Enabled only in 'bistable' mode.

"ANALOG PROGRAM" : A high impedance, differential, analog input.

Maximum input voltage: Differential = 6 to +12 V

Common Mode= ±6 V

Recommended Input Voltage: Differential = 0 to +10.0 V

Common Mode = $\pm 0.5 \text{ V}$

OUTPUT CHARACTERISTICS

ECL is a two pin header, 0.025 in. posts on 0.1 in. centers. All other output connections are made with LEMO connectors.

Negative NIM Outputs are current source type, Logic '0' = 0 mA. typically. Logic '1' equals -16 mA. typically.

"GATE" : Negative NIM output.

"GATE" : Negative NIM output. The complement of "GATE".

"DELAY" : Negative NIM output.

"TTL" : A TTL compatible output. Logic '1' = 2.7 V, min. @

45 mA maximum, logic '0' = 0.5 V maximum @ -100 mA maximum. TTL is jumper selected to be "GATE", "DELAY",

or their complements. TTL is shipped as "GATE".

"ECL" : A differential 100 ohm line driver. Logic '0' = -0.90,

typically. Logic '1' = -1.7 V typically. Jumper selected as

"GATE" or "DELAY." ECL" is shipped as "GATE".

PERFORMANCE SUMMARY

Proprogation Delay : "TRIGGER" to: "RESET" to:

"GATE" = 11 nSec maximum "GATE" = 11 nSec maximum "TTL" = 20 nSec maximum "TTL" = 20 nSec maximum "ECL" = 11 nSec maximum "ECL" = 11 nSec maximum

"OR" to: "INHIBIT" to:

"GATE" = 8 nSec maximum
"TTL" = 15 nSec maximum
"ECL" = 8 nSec maximum

Dead Time : The channel may be triggered immediately upon the comple-

tion of the "GATE" logic '1' to logic '0' transition.

-3-

MODEL 794

PERFORMANCE SUMMMARY (continued)

Time Jitter

Less than 0.03% of range.

Temperature Range

0°C to 70°C ambient.

Temperature Stability

Less than 400 ppm/°C from 20°C to 50°C

Power Supply Rejection

"GATE" width will not change by more than 0.04% of

setting for a \pm -5% change in any power supply.

Power Supply Requirements:

-6 V @ 400 mA


+6 V @ 325 mA


-12 V @ 165 mA

+12 V @ 0 mA

-24 V @ 85 mA

+24 V @ 75 mA





MOD. 794 GATE/DELAY UNIT QC CHECK-OFF

DATE: 10-07-88								S/N:_	4	949	
TECH: Nayana								ECO:_	20	02	_
MODIFICTIONS:									***		
			· ··· ···				- ,				-
! TEST	 !		 !	Makes price comp spins spins cour while A	 !		 !			 UNITS	. <u> </u>
! INIT.INSPECT	 . !								!		!
! + 5.3 V.	 !					V		_V	!	VOLTS	!
! - 5.2 V.	<u>-</u>	+ 5.2 -5.1	<u>. </u>						!	VOLTS	!
! +12 A	 !	+12.0							!	VOLTS	!
! -12 A	- -	- 12.1							!	VOLTS	!
!. HIREF.	!	+ 7.0						make manya yang melak anda berah men	!	VOLTS	!
! LOREF.	<u>-</u>	-7.\							!	VOLTS	!
! HITHR.	!	+2.4							!	VOLTS	!
! LOTHR.	!	- 2.6							!	VOLTS	!
!	!	CH. A	!	CH. B	!	CH. C	!	CH. D	!		!
! RAMP	!	- 2.7	!	-2.7	!	- 2.7	!	-27	!	VOLTS	!
! MAX MON. TP	!	1054	 !	1055	!	1050	!	1056	!	mV.	. !.
! Tgate > 10 u	S !	·/	!	V	!		! .		!		!
! MIN MON. TP	!	53	!	50	!	47	!	_53	!	m∨.	!
! Tgate < 0.5u				2.1	. ***						<u>!</u>
! Vprog @ OV.	!	_15	!	66	!	68	!_	12		VOLTS	
! V prog @ 10V.	!	_113.L	!	ાાર૧	. !		!_	1138		VOLTS	. !
! Tdel. < 15n9	3 ! 		!		!		!	/	·		
! Tdel. > 100r	nS !		!		!	<u> </u>	!	<u> </u>	!		!
										the straight	


ATE: 10-07- ECH: Nayan ODIFICTIONS:						,·	S/N:	2002
		20 100 100 100 100 100 100 100 100 100 1	**************************************		MARK SHOW SHARE IN			
TEST	 !	CH. A	- !	 СН. В		CH. C	! CH. D	! UNITS
DELAY D/P	!	/	!	/	!	/	! /	! /
GATE O/P	!	/	!		!		!	! /
/GATE O/P	!	/	!		!		! /	! /
! TTL GATE	!	/	ļ		!		! /	! /
! /TTL GATE (J5)	!	V	!		!	<u> </u>	!	!
! TTL DELAY (J6)	1	/	!		!	/	!	! /
! /TTL DELAY(J5)	!	✓	!		!		! /	
! ECL GATE	!	<u> </u>	!		!		!	!
! /ECL GATE	!	/ ·	!		!		1 /	!
! ECL DELAY (J4)) !	✓	!		!		! /	! /
! BIN GATE (J7)	!		!	<u> </u>	!		! /	· · ·
! /BIN GATE (J8) !		!	~	!		! /	! /
! FF TRIG. PB						•		
! FF RESET PB								
! FF TRIG I/P								
! INHIBIT I/F		-						
! RESET I/P								
! O/P "OR"(J2)							4,	! /

MODEL 794 CALIBRATION CHECK-OFF


med med med med	or LO !
MODIFICTIONS: ! TEST ! CH. A ! CH. B ! CH. C ! CH. D ! UNIT ! CAP. RANGE ! med ! med ! med ! med ! HI	or LO !
! CAF. RANGE! med! med! med! HI	or LO !
! CAF. RANGE! med! med! med! HI	or LO !
! CAF. RANGE! med! med! med! HI	or LO !
med med med med	ms !
14 COT THE CASE SHALL HAVE BEEN AND ADD ADD ADD ADD ADD ADD ADD ADD AD	
! I source R. ! 287 287 287 387	
	S. !
	(8. !
THE PERSON AND PERSON	s. !
	.S. !
	ís. !
	nS. !
! 1 S. MAX. ! 1080 ! 1065 ! 1078 ! 1074 ! "	nS. !
! 10 S. MAX. ! 10.82 ! 10.99 ! 10.97 ! 11.08 !	s. !
! 10 S.MIN. ! .470 ! .471 ! .448 ! .458 !	S. !
! 1 S. MIN. ! 47.4 ! 46.0 ! 44.6 ! 44.9 ! "	mS. !
! O.1 S. MIN. ! 4.67 ! 4.72 ! 4.41 ! 4.47 ! "	nS. !
	us. !
	us. !
	us. !
	ns. !
Mint offen state man date and the state of t	nS. !
	nS. !

MODEL 794 CALIBRATION CHECK-OFF

DATE: 10-07-	88							S/N:	494	9	
TECH: Nayana								ECO:	<u>२००</u>	2	-
/ MODIFICTIONS:											-
											<u>-</u>
											•
! JUMPER ASS'Y				 CH. B		 СН. С	 !	CH. D	! ! L	OCATION	- - !
									 !	LOC.	 !
! J1 LOC./REMO. ! J2 I/F O/F OR									 !	INF.	 !
! J3 50/2Kohm								<u> </u>	!	2 Kohm	!
! J4 ECL G/DEL					•			·¥	!	GATE	!
:J5 TTL NOR/COM							_	<u> </u>	!	NORM.	!
:J6 TTL G/DEL		~			_		!	·	!	GATE	!
J7 BIN E/D							!	/	! 1	DISABLED	!
!J8 BIN NOR/COM									!	NORM.	'
!	!		!	V	!		!	V	!		!
!	. !		!		!		`!		!		!
!	!		!		!		!		!		!
!	<u>!</u>		!		!		!		!		!
!	 !		!		!		!		!		!
!	 !		:		!		!		!		!
!	 !		!		!		!		!		!
!	 !		!		!		!		!		!
!	!		<u>!</u>		. !		!		!		!
!			 !		<u>-</u>		!	· · · · · · · · · · · · · · · · · · ·	! .		
!	 !		<u>-</u>	<u></u>	!		!		:!		



`



CONTRACT NO.									
APPROVALS	DAT	•			no	DEL 794			
STANN JB	2/3	5			GATE-	DELAY GE	NERA	ATOR	
CHECKED			SIZE	FSCM NO.		DWG. NO.			REV.
15.00.ED	$+ \pm$		SCAL.	<u></u>		<u> </u>	SHEET	20F4	1

