University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

CS 162 Spring 2011

FIRST MIDTERM EXAMINATION Wednesday, March 9, 2011

INSTRUCTIONS—READ THEM NOW! This examination is CLOSED BOOK/CLOSED NOTES. There is no need for calculations, and so you will not require a calculator, Palm Pilot, laptop computer, or other calculation aid. Please put them away. You MAY use one 8.5" by 11" double-sided crib sheet, as densely packed with notes, formulas, and diagrams as you wish. The examination has been designed for 80 minutes/80 points (1 point = 1 minute, so pace yourself accordingly). All work should be done on the attached pages.

In general, if something is unclear, write down your assumptions as part of your answer. If your assumptions are reasonable, we will endeavor to grade the question based on them. If necessary, of course, you may raise your hand, and a TA or the instructor will come to you. Please try not to disturb the students taking the examination around you.

We will post solutions to the examination as soon as possible, and will grade the examination as soon as practical, usually within a week. Requests for regrades should be submitted IN WRITING, explaining why you believe your answer was incorrectly graded, within ONE WEEK of the return of the examination in class. We try to be fair, and do realize that mistakes can be made during the regarding process. However, we are not sympathetic to arguments of the form "I got half the problem right, why did I get a quarter of the points?"

(Signature)	SID:
(Name—Please Print!)	Discussion Section (Day/Time):

QUESTION	POINTS ASSIGNED	POINTS OBTAINED
1	10	
2	15	
3	15	
4	20	
5	20	
6	20	
TOTAL	90	

Stu	dent Name: SID:		
For	estion 1. Miscellaneous (10 points) each of the following statements, indicate whether the statement is True or Falent explanation of your selection (2 points each).	se, and provide	a very
a.	Several threads can share the same address space. Rationale:	Т	F
b.	Changing the order of semaphores' operations in a program does not matter. Rationale:	Т	F
c.	Paging leads to external fragmentation. Rationale:	Т	F
d.	FIFO scheduling policy achieves lowest average response time for equal size job Rationale:	s. T	F
e.	LRU exhibits the Belady anomaly. Rationale:	Т	F

Student Name: S	ID:
Question 2. Deadlock (15 points)	
Consider a system with four processes P1, P2, P3, and P4, and two resources, Each resource has two instances. Furthermore: - P1 allocates an instance of R2, and requests an instance of R1; - P2 allocates an instance of R1, and doesn't need any other resource; - P3 allocates an instance of R1 and requires an instance of R2; - P4 allocates an instance of R2, and doesn't need any other resource.	R1, and R2, respectively.
(5 points each question)	
(a) Draw the resource allocation graph.	
(b) Is there a cycle in the graph? If yes name it.	
(c) Is the system in deadlock? If yes, explain why. If not, give a possible seque which every process completes.	ence of executions after

Student	Name:	SID:	
Questic	on 3. Synchronization (15 points)		
	Queue_		
	Queue_		
	Oueue		

Consider a set of queues as shown in the above figure, and the following code that moves an item from a queue (denoted "source") to another queue (denoted "destination"). Each queue can be both a source and a destination.

```
void AtomicMove (Queue *source, Queue *destination) {
    Item thing; /* thing being transferred */
    if (source == destination) {
        return; // same queue; nothing to move
    }
    source->lock.Acquire();
    destination->lock.Acquire();
    thing = source->Dequeue();
    if (thing != NULL) {
        destination->Enqueue(thing);
    }
    destination->lock.Release();
    source->lock.Release();
}
```

Assume there are *multiple* threads that call AtomicMove() concurrently. (5 points each question)

(a) Give an example involving no more than three queues illustrating a scenario in which AtomicMove() does not work correctly.

Student Name:	SID:	

(b) Modify AtomicMove() to work correctly.

(c) Assume now that a queue can be either a source or a destination, but not both. Is AtomicMove() working correctly in this case? Use no more than two sentences to explain why, or why not. If not, give a simple example illustrating a scenario in which AtomicMove() does not work correctly.

Student Name: SID:										
Question 4. Scheduling (20 p	points)									
Consider three threads that at T1, T2, T3.	rrive at the sam	e time an	d they are	enquei	ied in t	he rea	dy que	eue in t	he ord	er
Thread T1 runs a four-iteration T1 calls yield; as a result, T1 iteration loop, which each ite with T3, i.e., T2 cannot start waiting, T2 (T3) is placed in the end of the ready queue.	is placed at the ration taking the the second iteration waiting que	e end of the ree time tation before eue; once	ne ready quunits. At the ore T3 finis T3 (T2) fi	neue. The end shes the nishes	hreads of first e first i	T2 an iteratiteration	on, T2 on, and	ooth ru synch vice v	n a two ronize ersa. V	o- s Vhile
Assume the system has one CPU. On the timeline below, show how the threads are scheduled using two scheduling policies (FCFS and Round Robin). For each unit of time, indicate the state of the thread by writing "R" if the thread is running, "A" if the thread is in the ready queue, and "W" if the thread is in the waiting queue (e.g., T2 waits for T3 to finish the first iteration, before T2 can run its second iteration).										
(a) (6 points) FCFS (No-pre thread only stops running wh average completion time? (E	en it calls yield	d or waits	to synchro	nize w	ith and	other th	read.	What i	s the	
T1 R										
T2 A										
T3 A										
(b) (6 points) Round Robin of the ready queue. What is a				thread	is pre	empted	d it is r	noved	at the	end
T1 R										
T2 A										
T3 A										
(c) (8 points) Assume there are two processors P1 and P2 in the system. The scheduler follows the policy of FCFS with no preemption. When the scheduler assigns tasks, always assign a task to P1 before assigning to P2. Instead of using "R" to mark running, use "P1" or "P2" to indicate where the task runs.										

P1 P2

What is the average completion time?

Student Name:	SID:	

Question 5. Paging (20 points) Consider a memory architecture using two-level paging for address translation. The format of the virtual address, physical address, and PTE (page table entry) are bellow:

	9 bits	9 bits	14 bits
Virtual address:	virtual page #	virtual page #	offset

10 bits 14 bits

Physical address: physical page # offset

(4 points each question)

- (a) What is the size of a page?
- (b) What is the size of the maximum physical memory?
- (c) What is the total memory needed for storing all page tables of a process that uses the entire physical memory?

(d) Assume a process that is using 512KB of physical memory. What is the minimum number of page tables used by this process? What is the maximum number of page tables this process might use?

(e) Assume that instead of a two-level paging we use an inverted table for address translation. How many entries are in the inverted table of a process using 512KB of physical memory?

Student Name:	SID:	

Question 6. Caches (20 points) A tiny system has 1-byte addresses and a 2-way associative cache with four entries. Each block in the cache holds **two** bytes. The cache controller uses the LRU policy for evicting from cache when both rows with the same "index" are full.

(a) (4 points) Use the figure below to indicate the number of bits in each field.

_ bits	_ bits	_ bits
cache tag	index	byte select

(b) (6 points) Assume the following access sequence to the memory: 0xff, 0x22, 0x27, 0x24, 0x27, 0xff, 0xf0, 0x24, 0x27, 0x22. Fill in the following table with the addresses whose content is in the cache. Initially assume the cache is empty. The first entry (i.e., the one corresponding to address 0xff) is filled for you.

		0xff	0x22	0x27	0x24	0x27	0xff	0xf0	0x24	0x27	0x22
Set 1	Index: 0										
	Index: 1	0xfe, 0xff									
Set 2	Index: 0										
	Index: 1										

(c) (4 points) How many cache misses did the access sequence at point (b) cause? What is the hit rate?

(d) (3 points) How many compulsory misses (i.e., misses which could never be avoided) did the access pattern at point (b) cause?

(e) (3 points) Assuming the cache access time is 10ns, and that the miss time is 100ns (this includes the time to check the cache), what is the average access time assuming the access pattern at point (b)?

Student Name: SID:

- Scratch page -