UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

EE 105: Microelectronic Devices and Circuits

Fall 2007

MIDTERM EXAMINATION #2 Time allotted: 80 minutes

| NAME:Last | SOLUTION | First | Signatu | re |
|--|--|-------------------------|--|---|
| STUDENT ID#: | | _ | 5 | |
| 2. SHOW YOUR3. Clearly mark (| of physical constants pro WORK. (Make your m underline or box) your a is on answers whenever | ethods clear nswers. | to the grader!) | |
| Description Electronic charge Boltzmann's constant Thermal voltage at 300K | CONSTANTS Symbol Value q 1.6×10 ⁻¹⁹ C k 8.62×10 ⁻⁵ eV $V_{\rm T} = kT/q$ 0.026 V $V_{\rm T} = 0.060$ V at $T=300$ K | | PROPERTIES OF S Description Band gap energy Intrinsic carrier concentration Dielectric permittivity | ILICON AT 300K Symbol E_G Value 1.12 eV n_i 10^{10} cm^{-3} ε_{Si} $1.0 \times 10^{-12} \text{ F/cm}$ |
| | | | | |
| | SCORE: | 1 | /10 | |
| | | 2 | /15 | |
| | | 3 | /25 | |
| | | 4 | /30 | |

_____/ 80

Total:

Problem 1 [10 points]: Cascode Stages

Consider the common-emitter amplifier stage below. What is the benefit of using a PNP BJT (rather than a resistor) as the load device? [2 pts]

$$V_{b}$$
 Q_{2}
 V_{in}
 Q_{1}

The PNP BJT provides a large load resistance (roz) Volume Volume (beneficial for achieving large voltage gain)

Without requiring a large voltage drop (~0.4V << Icro)

vino 101

and therefore provides for more headroom than a resistor.

b) Explain qualitatively why the voltage gain of this stage is improved by using a PNP cascode as shown below.

$$V_{b3}$$
 Q_3
 V_{b2}
 Q_2
 $\uparrow R_{out}^2$
 V_{out}
 Q_1

b) Explain qualitatively why the voltage gain of this stage is improved by using a PNP cascode as shown below. Derive a simplified expression for the voltage gain in terms of the BJT small-signal parameters
$$(g_{m1}, r_{\pi1}, r_{o1}, etc.)$$
. [5 pts] You may assume that $\beta = g_m r_\pi \gg 1$ and that $r_\pi \ll r_o$ for each of the transistors.

Vec

The load resistance (seen looking into the collector of Q_2)

is enhanced by using a PNP cascode as the load.

Vec

Vec

Vec

The load resistance (seen looking into the collector of Q_2)

is enhanced by using a PNP cascode as the load.

Vec

Vec

Vec

Vec

The load resistance (seen looking into the collector of Q_2)

is enhanced by using a PNP cascode as the load.

Vec

Vec

Vec

Vec

The load resistance (seen looking into the collector of Q_2)

is enhanced by using a PNP cascode as the load.

Vec

Vec

Vec

The load resistance (seen looking into the collector of Q_2)

is enhanced by using a PNP cascode as the load.

Vec

Vec

Vec

The load resistance (seen looking into the collector of Q_2)

is enhanced by using a PNP cascode as the load.


c) Qualitatively, how should the values of the base bias voltages (V_{b2} and V_{b3}) for the PNP transistors be selected? [3 pts]

= -9m1 (roil| Broz)

- · Vb3 should be selected so that VEB yields the required DC bias current (Ic = Is exp (VEB)).
- · Vb2 should be selected as the highest voltage that guarantees that Qz and Q3 are each operating in the active region (to provide a large load resistance).

Problem 2 [15 points]: Current Mirrors

Consider the circuit shown below:



The BJTs are of identical design, except for their emitter areas:

- The emitter area of $Q_{\rm F}$ is equal to the emitter area of $Q_{\rm REF}$ The emitter area of $Q_{\rm I}$ is 5 times larger than the emitter area of $Q_{\rm REF}$

a) What is the purpose of the transistor Q_F ? [3 pts]

b) Derive an expression for I_{copy} in terms of I_{REF} , neglecting the effect of the transistor base currents. [4 pts]

Noting that the base-emitter voltages are the same for
$$Q_{REF}$$
 and Q_i :

 $V_X = V_T \ln\left(\frac{I_{C,REF}}{I_{S,REF}}\right) = V_T \ln\left(\frac{I_{Lopy}}{I_{S,I}}\right)$
 $\Rightarrow \frac{I_{C,REF}}{I_{S,REF}} = \frac{I_{Copy}}{I_{S,I}} \Rightarrow I_{Lopy} = \frac{I_{S,I}}{I_{S,REF}}(I_{C,REF}) = \frac{I_{S,I}}{I_{S,REF}}(I_{REF})$

Is is proportional to emitter area, so
$$\frac{I_{S,REF}}{I_{S,REF}} = \frac{5A_E}{A_E} = 5$$
 :: Icopy

c) Considering the effect of the transistor base currents, what is the error in
$$I_{\text{copy}}$$
? [8 pts] Assume that β is the same for all transistors, and that it is large (so that $I_E \cong I_C$ for each transistor).


$$=) \operatorname{IREF} = \frac{\operatorname{Icopy}}{5} + \frac{1}{\beta} \left[\frac{\operatorname{Icopy}}{\beta} + \frac{\operatorname{Icopy}}{\beta} \right] = \operatorname{Icopy} \left\{ \frac{1}{5} + \frac{1}{5\beta^2} + \frac{1}{\beta^2} \right\}$$

$$I_{eopy} = \frac{I_{REF}}{\frac{1}{5} + \frac{1}{5\beta^{2}} + \frac{1}{\beta^{2}}} = \frac{5I_{REF}}{1 + \frac{1}{\beta^{2}} + \frac{5}{\beta^{2}}} = \frac{5I_{REF}}{1 + \frac{6}{\beta^{2}}} \simeq 5I_{REF} \left(1 - \frac{6}{\beta^{2}}\right)$$

Problem 3 [25 points]: Frequency Response

Consider the amplifier stage shown below. Assume that $V_A \neq \infty$ for each transistor, and that each transistor is DC-biased to

operate in the active mode.



- a) Derive an expression for the low-frequency voltage gain. [4 pts] This is a common-emitter stage. The load resistance (seen looking into the collector of Q2) is roz, which is in parallel (between the output node and Acground) with Toi. Aug = - 9m1 (ro1 // roz)
- b) Why is it desirable to minimize the capacitive load (C_L) ? [3 pts]

The load capacitance results in a pole in the transfer function, i.e. causes the voltage gain to decrease when the signal frequency increases above The pole frequency $\alpha \subset C$. Small C_L is desirable to increase the pole frequency, c) Draw the BJT junction capacitances $(C_{\pi 1}, C_{\mu 1}, C_{CS1}, C_{\pi 2}, C_{\mu 2}, C_{CS2})$ on the circuit diagram above. [6 pts] for large bandwidth (Note: The substrate of a PNP BJT is n-type, and so it is biased at V_{CC} to ensure that the collector-substrate junction is

never forward-biased.)


Use Miller's theorem to derive an approximate expression for the -3dB bandwidth. Assume that the dominant pole is associated with the output node. [8 pts]

Cui contributes an effective capacitance between the output node and ground, of value (1- Avo) Cu = (1+ qui(roill Foz)) = Cui.

This is in parallel with the capacitances Cuz, Cosz, Cosz, and CL.


The -3dB bandwidth is the frequency of the pole associated with the BW= Wp.ont= (roil/roz) (Cm + Cnz + Ccsi + Ccsz + CL) rad/s output nede:

Sketch the Bode plot on the axes provided. Label the low-frequency voltage gain and -3dB bandwidth. [4 pts]



Problem 4 [30 points]: MOS Devices

a) Shown below is the capacitance-vs.-voltage (C-V) characteristic for an MOS capacitor.



- i) Is the silicon n-type or p-type? [1 pt] This is an NMOS device.
- ii) Indicate by drawing a dashed line how the C-V curve would change if the Si dopant concentration were to be reduced. (Assume that the flatband voltage does not change significantly.) [4 pts]
- · YTH V
- · Cmin V
- · Cmax = Cox stays the same

b) Explain why the current in a long-channel MOSFET does not depend on the drain-to-source voltage (V_{DS}) , when the MOSFET is operating in the saturation region. [5 pts]


In the saturation region of operation, the inversion layer is pinched off" near the drain. As Vps is increased, the voltage dropped across the ginch-off region increases, while the voltage dropped Thus, the lateral electric field in the inversion layer does not increase, so that the carrier velocity does not increase, hence current does not change (staying constant at VGS-VTH).

C) Indicate in the table below (by checking the appropriate box) how the parameters for a short-channel MOSFET would change.

change, if the body dopant concentration were to be increased (e.g. by a factor of 10). Justify your answers. [9 pts]

| MOSFET | ET Parameter will | | will | Brief Justification | |
|---------------------------------|-------------------|----------|------------|--|--|
| Parameter | increase | decrease | not change | (Qualitative reasoning) | |
| Body effect parameter, γ | \/ · | | | Capacitive coupling between the channel potential and the body voltage is increased, since Cdep 1 | |
| Transconductance, $g_{\rm m}$ | | | ✓ | gm is only dependent on W, Usat, and tox for a short-channel MOSFET, None of these are affected by the body dopant concentration | |
| Output resistance, $r_{\rm o}$ | ✓ | | | The widths of the source/olrain junction depletion regions will decrease, so that these junctions support a smaller fraction of the depletion charge underneath the gate, : Drain-induced barrier lowering (decreasing VM with increasing Vos) is re | |

d) Consider a long-channel MOSFET of channel length L, whose cross-section is shown below. Assume that $V_S = V_B = 0$.



i) Identify the MOSFET operating point on the *I-V* characteristic to the right. (Circle the appropriate letter.) Briefly justify your answer. [2 pts]

An inversion layer exists across the entire length of the channel, so that the current depends on both Vps and Vas.

=> Triode region of operation

ii) If the threshold voltage $(V_{\rm TH})$ is 0.5 V, what is the gate-to-source bias, $V_{\rm GS}$? [2 pts]

The saturation voltage is IV (from the plot).

Vas = Vm + IV = 1,5V

iii) Estimate the numerical value of the channel length modulation coefficient, 2[4 pts] ID = IDO [1+2 (Vos-Vosat)] From the plot, Io increases from [mA to 1.2 mA (i.e. by 20%) in the saturation region, when VDS increases from IV to 2V.

 $\lambda(V_{DS}-V_{DS})=0.2$ => $\lambda=0.2$ V-1

iv) Indicate by drawing a dashed curve on the plot above how the I-V characteristic would change, if the gate bias were to be decreased such that V_{GS} - V_{TH} is reduced by a factor of 2. [3 pts]

Vas-VTH reduced by a factor of 2:

- · Vosat reduced by a factor of 2
- . I psat reduced by a factor of 4
- · A is unchanged.