## CS 162 Fall 2020

## Operating Systems and System Programming

MIDTERM 2

## INSTRUCTIONS

This is your exam. Complete it either at exam.cs61a.org or, if that doesn't work, by emailing course staff with your solutions before the exam deadline.

This exam is intended for the student with email address <EMAILADDRESS>. If this is not your email address, notify course staff immediately, as each exam is different. Do not distribute this exam PDF even after the exam ends, as some students may be taking the exam in a different time zone.

For questions with <b>circular bubbles</b> , you should select exactly <i>one</i> choice.
○ You must choose either this option
Or this one, but not both!
For questions with <b>square checkboxes</b> , you may select <i>multiple</i> choices.
☐ You could select this choice.
☐ You could select this one too!
You may start your exam now. Your exam is due at <deadline> Pacific Time. Go to the next page to begin.</deadline>

This is a **proctored**, **closed-book exam**. During the exam, you may **not** communicate with other people regarding the exam questions or answers in any capacity. If there is something in a question that you believe is open to interpretation, please use the "Clarifications" button to request a clarification. We will issue an announcement if we believe your question merits one. We will overlook minor syntax errors in grading coding questions. You do not have to add necessary **#include** statements. For coding questions, the number of blank lines you see is a suggested guideline, but is not a strict minimum or maximum. There will be no limit on the length of your answer/solution.

)	
	Name
)	
	Student ID
)	
	Please read the following honor code: "I understand that this is a
	closed book exam. I hereby promise that the answers that I give on the
	following exam are exclusively my own. I understand that I am allowed to
	use two 8.5x11, double-sided, handwritten cheat-sheet of my own making,
	but otherwise promise not to consult other people, physical resources
	(e.g. textbooks), or internet sources in constructing my answers." Type
	your full name below to acknowledge that you've read and agreed to this
	statement.

## 1. (18.0 points) True/False

Please EXPLAIN your answer in TWO SENTENCES OR LESS

(Answers longer than this may not get credit!). Also, answers without any explanation GET NO CREDIT!

a) (2.0 points)

1

Paging solves internal fragmentation because all pages are the same size.

O True

False

Explain.

b)	$(2.0  ext{ points})$
	1
	The translation of virtual to physical addresses is done by the kernel.
	O True
	○ False
	2 Explain.

(2.0 points)	
1	
Single level page tables are more efficient at representing sparse	
address spaces than multi-level page tables.	
○ True	
○ False	
2	
Explain.	

$(2.0  ext{ points})$	
1	
Multi-level page tables are better memory-wise for sparse addresses in	
comparison to single level page tables.	
O True	
○ False	
<b>2</b>	
Explain.	

(2.0  points)	
1	
The number of bits in a virtual address is always the same as the number	
of bits in its corresponding physical address.	
O True	
○ False	
<b>2</b>	
Explain.	

f)	f) (2.0 points)	
	1	
	On a page fault, the MMU will invalidate previous virtual to physical	
	address mappings if needed and create new mappings in the page table	
	based on the requested data brought from the kernel.	
	○ True	
	○ False	
	2 Explain.	

g) (2.0 points)
1
For base & bound virtual memory, the two special registers BaseAddr and
LimitAddr are stored in the Thread Control Block.
O True
○ False
2 Explain.

h) (	0 points)	
	Adding a TLB will always make memory lookups and accesses faster.	
	O True	
	○ False	
	Explain.	
		_

i) (2.0 points)		
1		
The associativity of the TLB can be configured by modifying kernel		
source code.		
O True		
○ False		
2		
Explain.		

(2.0 points)	
1	
Swapping is the term denoting the process of swapping PCBs and other	
housekeeping such as switching page table pointers.	
O True	
○ False	
2	
Explain.	

k) (2.	0 points)
1	
	Thrashing is characterized by slow performance and high CPU utilization.
	O True
	○ False
2	Explain.

l)	l) (2.0 points)		
	1		
		Thrashing is characterized by slow performance and low CPU utilization.	
		O True	
		○ False	
	2		
		Explain.	

m) (2.0	m) (2.0 points)		
1			
	Killing the process with the largest working set is a guaranteed		
	solution to thrashing.		
	O True		
	○ False		
2			
	Explain.		

n)	(2.0	points)
	1	
	7	Write through caches do not need a dirty bit.
		○ True
		○ False
	2	Explain.

(2.0 points)
1
Write through caches need a dirty bit.
O True
○ False
2 Explain.

p) (2.0 points)		
1		
In general, larger caches or caches with higher associativity have a		
higher hit rate than smaller, direct-mapped caches.		
O True		
○ False		
2 Explain.		

<b>q</b> )	$(2.0  ext{ points})$
	1
	In general, larger caches or caches with higher associativity have a
	lower hit rate than smaller, direct-mapped caches.
	○ True
	○ False
	2 Explain.

r) (2.0 points)		
1		
In deadlock, one process continually responds to another process's		
changes but is unable to complete any work.		
○ True		
○ False		
2 Explain.		

(2.0 points)			
1			
In deadlock, one process can't respond to another process's operating			
calls and is unable to complete any work.			
O True			
○ False			
<b>2</b>			
Explain.			

t) (2.0 points)		
1		
Pre-emptive schedulers fix the problem of deadlock in a system.		
○ True		
○ False		
2		
Explain.		

u)	(2.0	points)
	1	
		A cyclic use of resources leads to deadlock.
		○ True
		○ False
	2	Explain.

y) (2.0 points)		
1		
It's not possible to use the Banker's algorithm to guarantee the		
completion of tasks in a real-life operating system.		
○ True		
○ False		
2 Explain.		

w)	(2.0	0 points)
	1	
		The only way to prevent deadlock caused by cyclic use of resources is to
		use a dynamic algorithm such as the Banker's algorithm to mediate all
		resource acquisition.
		○ True
		○ False
	2	Explain.

(2.0 points)			
1			
Banker's Algorithm can find more than one potential order of processes			
that result in a safe state.			
O True			
○ False			
<b>2</b>			
Explain.			

<b>y</b> )	y) (2.0 points)				
	1				
		Banker's Algorithm can only find one order of processes that results in			
		a safe state.			
		○ True			
		○ False			
2 Explain.		Explain.			

$\mathbf{z})$	z) (2.0 points)				
	1				
	Multiprocessing networks with wormhole routing must use a dynamic				
	scheduler built in hardware to implement the Banker's Algorithm in order				
	to avoid deadlock.				
	○ True				
	○ False				
2					
	Explain.				

aa)	aa) (2.0 points)				
	1				
		Assuming that proper feasibility checks have been performed on the			
		workload, a real-time scheduler is not prone to starvation.			
		O True			
		○ False			
	2				
		Explain.			

ab) (2.0	ab) (2.0 points)				
1					
	Real-time schedulers are prone to starvation even if proper feasibility				
	checks have been performed on the workload.				
	○ True				
	○ False				
2	Explain.				

ac)	) (2.0 points)		
	1		
		There are scheduler workloads where a non-preemptive scheduler has a	
		better a verage wait time than a preemptive scheduler.	
		O True	
		○ False	
	2		
		Explain.	

ad) (2.0 points)					
1					
Γ	The SRTF Algorithm is an example of a scheduler algorithm that can't be				
i	implemented in a real-life system.				
(	○ True				
(	○ False				
2 Explain.					

ae)	ae) (2.0 points)				
	1				
		The SRTF Algorithm is an example of a scheduler algorithm that can be			
		implemented in a real-life system.			
		○ True			
		○ False			
<b>2</b> Explain.					

af) (2.0 points)				
1				
	Priority Donation can help to prevent priority inversion under some			
	circumstances.			
	○ True			
	○ False			
2				
	Explain.			

ag)	(2.0  points)				
	1				
		It is possible to build a scheduler that approximates SRTF using a			
		moving average.			
		O True			
		○ False			
	2				
		Explain.			

ah)	ah) (2.0 points)				
	1				
		It is possible to build a scheduler that approximates SRTF using a			
		moving average.			
		O True			
		○ False			
2		Explain.			

## 2. (16.0 points) Multiple Choice a) (2.0 pt) Select all that apply: It is possible for the addition of physical memory to decrease performance when our page replacement policy is: □ LRU ☐ FIFO ☐ Random $\square$ MRU $\square$ None of the above ☐ It is never possible for more physical memory to be hurtful b) (2.0 pt) Suppose we have a 512 B single-page page table where each page table entry is 4 bytes. How big is the virtual address space? ○ 256 KB ○ 64 KB ○ 2 KB ○ 512 B ( ) 128 B O Not enough information O None of the above c) (2.0 pt) Suppose we have a 512 B single-page page table where each page table entry is 4 bytes. How big is the physical address space? ○ 256 KB ○ 64 KB $\bigcirc$ 2 KB O 512 B O 128 B

O Not enough information

O None of the above

d)	$(2.0  ext{ pt})$
	Suppose that pages are 512 B and each page table entry is 4 bytes.
	Assume that somehow the virtual and physical address spaces were both 4
	GB and that the page table begins at address 0x10000000. If we wanted to
	access the virtual address $0x00000345$ , what is the address of the PTE we
	would look at?
	○ 0x10000000
	Ox10000001
	Ox10000004
	Ox10000345
	○ Not enough information
	○ None of the above
e)	$(2.0~\mathrm{pt})$
	Select all that are true regarding inverted page tables.
	$\square$ It would be smart to use an inverted page table when our physical memory
	space is very large.
	$\hfill\square$ Inverted page tables make it difficult to implement shared memory.
	$\Box$ Lookup times are generally longer than standard page tables.
	$\square$ Inverted page tables save memory when compared to a standard page table
	☐ None of the above
f)	$(2.0 \; \mathrm{pt})$
	Which of the following are true regarding virtual memory and address
	translation?
	$\square$ It is possible to have a larger virtual memory space than physical
	memory space
	$\square$ It is possible to have a larger physical memory space then virtual
	memory space
	$\hfill\square$ Physical memory pages and virtual memory pages usually differ in size

 $\hfill \square$  Modern processors generally include dedicated hardware to assist with

 $\hfill \square$  Address translation is managed entirely in hardware on x86

address translation

<b>g</b> )	$(2.0  ext{ pt})$
	Which of the following are true regarding virtual memory?
	$\Box$ Adjacent bytes within the same virtual page are always also adjacent in
	physical memory
	$\hfill \Box$ Adjacent bytes within the same physical page are always also adjacent in
	virtual memory
	$\hfill\square$ Adjacent virtual pages are always stored in adjacent physical pages
	$\hfill \square$ Adjacent physical pages always correspond to adjacent virtual pages
h)	(2.0 pt)
	Suppose a thread in Pintos is holding a lock called lock A. Which of the
	following could change the thread's effective priority? Select all that
	apply.
	$\hfill\Box$ The thread tries to acquire another lock, lock B, but has to wait.
	$\Box$ The thread releases lock A.
	$\square$ Another thread tries to acquire lock A.
	☐ Some other thread dies.
	$\Box$ The thread calls thread_set_priority and passes in a value less than
	its current base priority.
	$\square$ None of the above
i)	(2.0 pt)
	Which of the following are true?
	$\hfill \Box$ Deadlock will always cause star vation of CPU resources
	$\hfill \square$ Livelock will always cause star vation of CPU resources
	$\hfill \square$ Shortest Run Time First scheduling may cause star vation of CPU resources
	☐ Longest Run Time First scheduling may cause starvation of CPU resources

#### j) (2.0 pt)

Consider the following simple alternative to demand paging: processes must declare ahead of time (i.e. by including this information in each executable) how much memory they will use, and the OS must hold this much physical memory in reserve for exclusive use by the process from the time the process begins running until the time it exits. Select all of the following that are true regarding this alternative as compared to demand paging:

□ It will result in lower memory access latency on average for processes

☐ It will result in overall higher CPU utilization on average for the system as a whole

 $\Box$  It will reduce the amount of disk I/O performed on average for the system as a whole

 $\hfill \square$  It would require additional dedicated hardware support/features in order to implementable

#### k) (2.0 pt)

Consider an OS running on a single-core processor which handles page faults using the following approach: when a process encounters a page fault, the OS waits for the page to be brought in from disk and then resumes the process, without ever putting the process to sleep. Select all of the following that are true regarding this approach, compared to the standard approach of putting a process to sleep when a page fault is encountered, then waking it when the page has been brought into physical memory.

It will result in higher data-cache hit rates on average for processes
It will result in overall higher concurrency in the system as a whole
It will result in higher throughput in terms of processes serviced in
the system as a whole
It will more highly stress the TLB

1)	(2.	0 pt)			
	When trying to cache data which follows a Zipfian distribution, which of				
	the	e following are true:			
		Increasing the size of the cache yields diminishing returns			
		Caching is completely ineffective			
		Caching is worthwhile only when the cache is large relative to the size			
		of the domain ( $>=50\%$ )			
		None of the above			
m)	(2.	.0 pt)			
	Wl	nich of the following are true regarding page replacement policies?			
		Using MIN always results in fewer cache misses than using FIFO for the			
		same workload			
		Using MIN always results in the fewest possible cache misses for any			
		workload			
		Using LRU never results in more cache misses than using FIFO for the			
		same workload			
		Clock replacement generally has lower computational overhead than $\mathrm{LRU}$			
		replacement			
n)	(2.	.0 pt)			
	Wl	nich of the following are true regarding Banker's Algorithm?			
		It only grants resource requests that will keep the system in a "safe"			
		state so that it will have the potential to complete without deadlock.			
		It can always find an allocation of resources that avoids deadlock			
		If it detects an "unsafe" state, then the system is guaranteed to			
		deadlock			
		It is capable of handling threads whose maximum possible resource			
		consumption for a particular resource changes over time			

3. (19.0 points) Short Answer						
a) (2.0	a) (2.0 points) TLB During Context Switch					
1						
Describe two mechanisms that would ensure that the TLB functions						
	correctly after a s	system context sw	ritches between	two processes.		

b) (2.0 points) Page Table Size				
1				
If we had a three level page table with each chunk of the table having				
$2^10$ entries, how many total page table entries would there be among				
the second level page tables?				

## c) (2.0 points) Virtually-Indexed Caches

1

What is the difference between a system that has a virtually indexed			
cache and one which has a physically indexed cache. Assume that both			
systems have virtual memory and make sure to indicate how use of the TLB			
differs in each case.			

### d) (2.0 points) Page Replacement Policies

1

For the following page replacement policies - FIFO, LRU, MIN, Clock - list out the relationships between these policies. Specifically, list which policies are approximations of other policies using brackets and arrows. For example,  $\{A \rightarrow B \rightarrow C \rightarrow D\}$   $\{E\}$  means that A is an approximation of B, which is an approximation of C, which is an approximation of D. E is not an approximation of anything.

L		

## e) (2.0 points) Conflict Misses

1


Although any virtual page number can be mapped to any physical page			
number by a typical address translation scheme (thereby providing a			
fully-associative mapping), explain why the wrong choice of replacement			
policy could still lead to a high rate of conflict misses.			

f)	(2.0	$0  { m points})$	Local Allocation Policy
	1		
		Explain wh	ny a Local Allocation policy for pages might make sense for a
		real-time C	OS?

$\mathbf{g})$	(2.	$0  \mathrm{points})$	Use-Bit Emulation		
	1				
	Explain how an operating system could make up for the lack of a use bit				
in the hardware-supported page table entry (PTE).					

h) (2.0 points) MLFQS Scheduler

1



Assume our system uses the MLFQS scheduler depicted above. As the diagram shows, the highest priority queues are Round Robin with quantas of 8 and 16 ticks respectively. The lowest priority queue is FCFS. Explain three ways to write a program such that the program thread always remains in the highest priority queue.

I		
I		
I		
I		
I .		
I		
I		
I		
I		
I		
I		
I		
I		
I .		
I		
I		
I		
I		
I		
I		
I		
I		
I		
I		

0 points)	Lottery Scheduling			
Explain ho	ow lottery scheduling can p	prevent starvation	among low-prior	ity
tasks.				

j) (2.0 points)	Round-Robin Scheduling
1	
Explain hove	w Round Robin scheduling can prevent starvation among
low-priority	tasks.

#### k) Priority Donation

Consider a system that supports priority donation for locks. We have Thread A, with base priority 30, that holds Lock B and Lock C. There is a Thread B with effective priority 20 waiting on Lock B, and a Thread C with effective priority 40 waiting on Lock C.

T	mead b with elective priority 20 waiting on Lock b, and a Thread C
itl	n effective priority 40 waiting on Lock C.
1	
	Assuming these are the only three threads running on the system, what is
	the effective priority of Thread A?
	cho checoive priority of Thread II.
2	
	For some thread T, our implementation of priority donation stores a list
	of donor threads that are waiting on a lock held by thread T. We
	calculate Thread T's effective priority using the list of donor threads
	and thread T's base priority. Monty Mole thinks that, because Thread B's
	effective priority is less than Thread A's base priority, Thread B never
	needs to be stored on Thread A's donor list. Is Monty Mole right? Why or
	why not?
	why not:

#### l) (2.0 points) Timer

1

For the Project 2 timer, it is possible to insert threads on the sleeping list in sorted order, and peek/pop from the front of the sleeping list when waking up threads without any additional sorting. However, if we use a single ready list for priority scheduling, inserting threads onto the ready list in sorted order and popping from the front of the ready list when scheduling the next thread will cause threads to be scheduled in the wrong order. Why is this?

## m) (4.0 points) Average Memory Access Time

Parameter	Value
TLB Hit Rate	0.4
TLB Lookup	5ns
L1 Cache Hit Rate	0.2
L1 Cache Lookup Time	5ns
Memory Access Time	$50 \mathrm{ns}$

Assume that our system uses a 3-level page table for address
translation, in addition to a TLB and an L1 cache (assume this is the
only memory cache). Given the data above, what is the Average Memory
Access Time? Show your work (e.g. an equation).

 $\mathbf{2}$ 

f you could either double the TLB Hit Rate or the Memory Cache Hit Rate, which would you choose? In addition to a quantitative analysis, clease provide a qualitative reason for why this is the case.	
ate, which would you choose? In addition to a quantitative analysis,	
ate, which would you choose? In addition to a quantitative analysis,	

#### 4. (28.0 points) Potpourri

#### a) (9.0 points) The Western Galactic Floopy Corporation

The original Central Galactic Floopy Corporation's Galaxynet server from Discussion 2 had an issue where transactions were not properly synchronized. Here, implement a new system with proper synchronization that is not prone to exploitation or deadlock.

In this new system, transactions can now involve multiple accounts and can be performed with

transact(galaxy\_net\_t \*galaxy\_net, int \*accounts, int num\_accounts).

Accounts are represented with an account\_id and are assigned in increasing order, starting at 0. transact is not thread safe, so users will call transact\_safe instead.

given account in a galaxy\_net\_t can only be under one transaction at a time, but the system should allow multiple transfers that involve different accounts to run concurrently. Any

given account in a galaxy\_net\_t can only be under one transaction at a time, but the system should allow multiple transfers that involve different accounts to run concurrently.

For example, say we want to initalize a galaxy\_net\_t system with 10 total accounts and wish to perform a transaction involving accounts 3, 7, 1, and 2. We would do the following:

```
galaxy_net_t *net = init_galaxy_net(10);
int accounts[4] = {3, 7, 1, 2};
transact(galaxy_net, accounts, 4); // we can also call transact_safe here
```

In the following problems, assume that you have

```
lock_acquire(lock_t *lock), and
lock_release(lock_t *lock) to manipulate locks, and
lock_init(lock_t *lock) to init a lock. You may also find
calloc() or malloc() useful.
```

1 Fill in missing lines of code for data structure definitions (you do not have to fill all the lines): typedef struct galaxy\_net { // other members (not relevant) int num\_accounts; } galaxy\_net\_t;


 $\mathbf{2}$ Fill in missing lines of code for init\_galaxy\_net() (you do not have to fill all the lines): galaxy\_net\_t \*init\_galaxy\_net(int num\_accounts) { galaxy\_net\_t \*galaxy\_net = malloc(sizeof(galaxy\_net\_t)); // init other members (not relevant) galaxy\_net->num\_accounts = num\_accounts; return galaxy\_net; }

3


}

Implement transact\_safe such that it is thread-safe and properly synchronized, following the system description above. Make sure your implementation is not prone to deadlock. Runtime is not an issue. (You do not have to fill all the lines.):

void	transact_	safe(galaxy_	net_t >	*galaxy_net	, int	*account_ids,	int nu	m_accounts)	{
	transact(g	galaxy_net, a	ccount_	_ids, num_a	ccount	ts);			







#### b) (6.0 points) Page Replacement

For the following problem, assume a hypothetical machine with 4 pages of physical memory and 7 pages of virtual memory. Given the access pattern:

# E]G D C A D F F G A B D F A F B A E

Indicate which virtual pages remain resident in memory after completing the access pattern, for each of the following policies. This is equivalent to filling out the entire table, and providing the last column of the table as your final answer. You may copy the tables below onto scratch paper and fill them out, but you will only be graded on the final answer you provide.

We have given the FIFO policy as an example. If there are any ties, break them numerically, or alphabetically. When allocating a new virtual page, if there are multiple places the page can go, choose the lowest number physical page. When choosing a virtual page to evict, if any of them are equally good to evict, evict the virtual page with the smallest letter.

Format your final answer as a sequence of 4 capital letters, with no spaces. The first letter is the virtual page stored at the first physical page, the second letter is the virtual page stored at the second physical page, and so on. We also expect you to calculate the number of hits for each access pattern. Format your final answer as an integer, with no spaces.

**FIFO** 

	$\mathbf{G}$	D	$\mathbf{C}$	A	D	$\mathbf{F}$	$\mathbf{F}$	$\mathbf{G}$	A	В	D	$\mathbf{F}$	$\mathbf{A}$	$\mathbf{F}$	В	$\mathbf{A}$	$\mathbf{E}$
1	$\mathbf{G}$	$\mathbf{G}$	$\mathbf{G}$	$\mathbf{G}$	$\mathbf{G}$	F	F	F	F	F	F	F	A	A	A	A	A
<b>2</b>		D	D	D	$\mathbf{D}$	$\mathbf{D}$	$\mathbf{D}$	$\mathbf{G}$	$\mathbf{G}$	$\mathbf{G}$	$\mathbf{G}$	$\mathbf{G}$	$\mathbf{G}$	${f F}$	${f F}$	${f F}$	$\mathbf{F}$
3			$\mathbf{C}$	$\mathbf{B}$	${f E}$												
4				$\mathbf{A}$	D	$\mathbf{D}$	$\mathbf{D}$	$\mathbf{D}$	$\mathbf{D}$	$\mathbf{D}$	D						

Resident Pages (FIFO): AFED

Number of Hits (FIFO): 6

		G	D	$\mathbf{C}$	A	D	F	F	G	A	В	D	F	A	F	В	A	E	
1																			
	MIN																		
		G	D	$\mathbf{C}$	<b>A</b>	D	F	F	G	<b>A</b>	В	D	F	<b>A</b>	F	В	<b>A</b>		
	1																		
	2																		
	${3\atop 4}$																		
	Resid	lent	Pag	ges (	MIN	<b>1):</b>													
2																			
	Num	ber	of H	lits (	(MI)	N):													
9																			
3																			
	LRU																		
		G	D	C	A	D	F	F	G	A	В	D	F	A	F	В	A	E	
				$egin{array}{c} 1 \ 2 \end{array}$															
				3															
				4															
	Resid	lent	Pag	es (	LRU	J <b>):</b>													
4																			
	Num	ber	of H	lits (	(LR	U):													

c) (4.0 points) Banker's Algorithm

Suppose we have the following resources  $\{A, B, C\}$  and threads  $\{T1, T2, T3, T4\}$ .

The total number of each resource available in the system is: Total

$$\begin{array}{c|cccc}
\hline
A & B & C \\
\hline
11 & 13 & 12
\end{array}$$

The threads have maximum resource requirements and current allocation of resources as follows:

**Currently Allocated** 

Thread ID	$\mathbf{A}$	В	$\mathbf{C}$
T1	1	2	1
T2	0	<b>2</b>	0
T3	4	3	0
T4	3	0	5

#### Maximum Required

Thread ID	A	В	$\overline{\mathbf{C}}$
T1	5	9	7
T2	0	3	0
T3	7	5	<b>2</b>
T4	10	8	10

1

If the system is in a safe state give a non-blocking sequence of thread executions. If no such sequence exists, write 'N/A' and provide a proof that the system is unsafe.

Answer Format: if you believe a correct execution order is (Thread 1, Thread 4, Thread 2, Thread 3), for example, input your answer in the format [T1, T4, T2, T3]. Otherwise, write 'N/A', followed by a proof of why there is no such sequence.

first Break ties by choosing the thread with a lower ID to execute first.

#### d) (9.0 points) Scheduling Potpourri

Here is a table of processes and their associated arrival and running times.

Name	Arrival Time	CPU Running Time
$\overline{\mathbf{A}}$	0	2
В	1	6
$\mathbf{C}$	4	1
D	7	4
${f E}$	8	3

Show the scheduling order for these processes under 3 policies: First Come First Serve (FCFS), Shortest-Remaining-Time-First (SRTF), Round-Robin (RR) with quantum = 2. Assume that context switch overhead is 0.

Incoming jobs are appended to the back of the ready queue. However, if an existing job is preempted on a time slice, it will be processed before incoming jobs, which will be added after the originally running job is preempted and added to the back of the ready queue.

Priorities correspond to the lexicographical value of a job's name, so "John" has lower priority than "Kubi". When breaking ties, let the job with lowest priority win.

Please put your final answers for each scheduling algorithm in the corresponding answer slots below.

the following form: Your answer MUST take EXACTLY the following form:

with a single comma then single space delimiting the job at each time slice. We recommend you write down your answers on paper in their entirety in something like the following tabular format. Copy them over carefully.

Time	FCFS	SRTF	RR
0			
1			
2			
3			
4			
5			
6			
7			
8			
9			

$\overline{\text{Time}}$	FCFS	SRTF	RR
10			
11			
12			
13			
14			
15			

•	
	First Come First Serve:
2	
	Shortest-Remaining-Time-First:
	Shortest-Itemanning-Time-First.
3	
	Round Robin:

#### 5. (19.0 points) **Address Translation**

Consider a multi-level memory management scheme with the following format for virtual addresses:

Virtual Page #1	Virtual Page #2	Offset
10 bits	10 bits	12 bits

Virtual addresses are translated into physical addresses of the following form:

Physical Page #	Offset
20 bits	12 bits

Page table entries (PTE) are 32 bits in the following format, stored in big-endian form in memory (i.e. the MSB is first byte in memory):

Physical Page	OS				Write							
#	Defined 0		0	Dirty	Accessed	Nocache	Through	User	Writable	Valid		
20 bits	3 bits	1 bit	1 bit	1 bit	1 bit	1 bit	1 bit	1 bit	1 bit	1 bit		

Here, 'Valid' means that a translation is valid, 'Writeable' means that the page is writeable, 'User' means that the page is accessible by the User (rather than only by the Kernel).

#### a) Physical Memory

For the following two questions, please use the memory contents below.

Address	+0	+1	+2	+3	+4	+5	+6	+7	+8	+9	$+\mathbf{a}$	$+\mathbf{b}$	+c	+d	$+\mathbf{e}$	+f
0x0002f210	26	00	9d	25	00	65	ed	b2	47	с5	f3	10	00	00	5e	06
0x00030070	ef	00	94	ca	01	3f	7e	00	00	a7	b3	ee	00	02	fO	67
0x00040000	00	08	30	5f	83	00	4f	d1	64	d1	27	5с	00	44	00	00
0x00040010	00	04	40	7f	00	82	59	90	50	c2	6b	86	1c	8a	28	4a
0x00040060 0x00040070	d1 00	b9 04	18 40	db Of	a7 4a	00 97	00 86	c1 b8	00 e8	03 a8	00 00	4d 00	35 13	00 00	e5 28	00 4c
0x00044010	00	с7	c8	2d	b2	05	2e	78	31	12	d1	9d	00	0a	10	4f
0x00044060	c1	00	02	83	0c	7c	00	bf	00	00	5f	41	00	0a	10	57
0x00083020 0x00083030	02 00	00 0d	b2 e0	7e 17	00 00	f7 Of	00 00	00 ab	e2 73	e1 00	61 77	f3 6f	00 44	0d 7d	f0 00	3b 42
• • •																

Address	+0	+1	+2	+3	+4	+5	+6	+7	+8	+9	+a	+b	+c	+d	+e	+f
0x000a1b50	00	73	00	00	b2	cb	00	8c	<b>a</b> 0	be	00	2b	29	4a	f1	e9
0x000a1b60	be	00	Зе	21	1d	d2	32	64	e4	00	00	67	3d	00	e7	28
	00	00	-1-	70	40	ر ع	11	1 -	1-	۔ ع	1-	20	77	00	00	<b>ع</b> ع
0x000def20	00	02	ер	78	d0	14	41	4C	4a	Ia	4a	20	77	00	00	ff
0x000dff10	60	00	96	<b>a</b> 5	45	d3	23	99	e3	23	00	04	85	a7	00	76

#### b) Translation Table

The base table pointer for the current **user level process** is 0x00040000. Translate the following virtual addresses to physical addresses, using the memory contents given above. We have filled in some of the boxes for you; you should fill in the boxes marked *blank*.

with 0x. (Hint: remember that hexadecimal digits contain 4 bits!) All entries should be in hexadecimal, beginning with 0x. (Hint: remember that hexadecimal digits contain 4 bits!)

Virtual Address	VPN #1	VPN #2	First-Level PTE	2nd-Level Page Table Address	Second-Level PTE	Physical Address
0x0000cf2b	0x0	$\boldsymbol{A}$	B	0x00083000	0x000de017	0x000def2b
0x01007b63	0x4	0x7	$\boldsymbol{C}$	D	$oldsymbol{E}$	$oldsymbol{F}$
0x0681f213	$oldsymbol{G}$	0x1f	H	I	0x0002f067	J
0x0701bb5b	0x1c	0x1b	$\boldsymbol{K}$	0x00044000	$oldsymbol{L}$	$oldsymbol{M}$

1	
	Blank A (Row 1, VPN #2)
2	
4	Blank B (Row 1, First-Level PTE)
3	
	Blank C (Row 2, First-Level PTE)
4	
	Blank D (Row 2, 2nd-Level Page Table Address)

5	
	Blank E (Row 2, Second-Level PTE)
6	
U	Blank F (Row 2, Physical Address)
7	DI 1 C (D 0 VDN //1)
	Blank G (Row 3, VPN #1)
8	
	Blank H (Row 3, First-Level PTE)
9	
Ü	Blank I (Row 3, 2nd-Level Page Table Address)
10	Blank J (Row 3, Physical Address)
	Diank 3 (now 3, 1 hysical Address)
11	
	Blank K (Row 4, First-Level PTE)
12	
14	Blank L (Row 4, Second-Level PTE)

13	
	Blank M (Row 4, Physical Address)

#### c) Instructions

Using the same assumptions and memory contents, predict results for the following instructions. Addresses are virtual. The return value for a load is an 8-bit data value (which should be written in hexadecimal), or an error. The return value for a store is ok, or an error. Possible errors are: invalid, read-only, kernel-only.

	Instruction	Result	
Load 0x0701	bb5b	0x2b	
Store 0x010	07b63	ok	
Store 0x068	1f213	ERROR:	read-only
Store 0x000	0bf19	$oldsymbol{N}$	
Load 0x0100	7b5c	o	
Test-And-Se	t 0x0681f210	$\boldsymbol{P}$	

Blank N (Store 0x0000bf19)
Blank O (Load 0x01007b5c)
Blank P (Test-And-Set 0x0681f210)

#### 6. Reference Sheet

```
int pthread_create(pthread_t *thread, const pthread_attr_t *attr,
                void *(*start_routine) (void *), void *arg);
int pthread_join(pthread_t thread, void **retval);
int pthread_mutex_init(pthread_mutex_t *restrict mutex,
                const pthread_mutexattr_t *restrict attr);
int pthread_mutex_lock(pthread_mutex_t *mutex);
int pthread_mutex_unlock(pthread_mutex_t *mutex);
int sem_init(sem_t *sem, int pshared, unsigned int value);
int sem_post(sem_t *sem);
int sem_wait(sem_t *sem);
pid_t fork(void);
pid_t wait(int *status);
pid_t waitpid(pid_t pid, int *status, int options);
int execv(const char *path, char *const argv[]);
FILE *fopen(const char *path, const char *mode);
FILE *fdopen(int fd, const char *mode);
size_t fread(void *ptr, size_t size, size_t nmemb, FILE *stream);
size_t fwrite(const void *ptr, size_t size, size_t nmemb, FILE *stream);
int fclose(FILE *stream);
int socket(int domain, int type, int protocol);
```

```
int bind(int sockfd, struct sockaddr *addr, socklen_t addrlen);
int listen(int sockfd, int backlog);
int accept(int sockfd, structure sockaddr *addr, socklen_t *addrlen);
int connect(int sockfd, struct sockaddr *addr, socklen_t addrlen);
ssize_t send(int sockfd, const void *buf, size_t len, int flags);
/******************** Low-Level I/O *************************
int open(const char *pathname, int flags);
ssize_t read(int fd, void *buf, size_t count);
ssize_t write(int fd, const void *buf, size_t count);
int dup(int oldfd);
int dup2(int oldfd, int newfd);
int pipe(int pipefd[2]);
int close(int fd);
void list_init(struct list *list);
struct list_elem *list_head(struct list *list);
struct list_elem *list_tail(struct list *list);
struct list_elem *list_begin(struct list *list);
struct list_elem *list_next(struct list_elem *elem);
struct list_elem *list_end(struct list *list);
struct list_elem *list_remove(struct list_elem *elem);
bool list_empty(struct list *list);
#define list_entry(LIST_ELEM, STRUCT, MEMBER) ...
void list_insert(struct list_elem *before, struct list_elem *elem);
void list_push_front(struct list *list, struct list_elem *elem);
```

```
void list_push_back(struct list *list, struct list_elem *elem);
void sema_init(struct semaphore *sema, unsigned value);
void sema_down(struct semaphore *sema);
void sema_up(struct semaphore *sema);
void lock_init(struct lock *lock);
void lock_acquire(struct lock *lock);
void lock_release(struct lock *lock);
void *memcpy(void *dest, const void *src, size_t n);
void *memmove(void *dest, const void *src, size_t n);
```

No more questions.