Problem 1 [20 points]: Semiconductor Basics

Consider a Si pn junction diode, maintained at T = 300K, with a structure and potential distribution as shown.


a) Estimate the resistivity of the more lightly doped side. [5 pts]

$$N = N_0 = 10^{16} \text{ cm}^{-3}$$

$$Mn = 1200 \text{ cm}^2/\text{V}.\text{S}$$

$$9 \text{ Mn } N = 1.6 \times 10^{-19} \cdot 1200 \cdot 10^{16} \approx 2$$

$$C = \frac{1}{3 \text{ Mn } N} = \frac{1}{2} \text{ S} \cdot \text{cm}$$



b) Calculate the built-in potential, V_0 . [4 pts]

$$V_0 = \frac{kT}{g} \ln \frac{NAN_0}{n_i^2} = 0.026 \ln \frac{10^{19} \cdot 10^{16}}{10^{20}} = 0.026 \ln 10^{15}$$
$$= 15 \left(0.026 \ln 10\right) = 15 \cdot 60 \text{ mV} = 0.9 \text{ V}$$

c) What is the bias voltage, V_D ? [3 pts]

Total potential drop across junction =
$$V_0 - V_D = 2V$$

=> $V_D = V_0 - 2V = -1.1V$

d) Calculate the areal junction (depletion) capacitance. [3 pts]

$$C_J = \frac{\xi_{Si}}{W_{dep}} = \frac{10^{-12} \text{ F/cm}}{0.5 \times 10^{-9} \text{ cm}} = \frac{2 \times 10^8 \text{ F/cm}^2}{2 \times 10^{-8} \text{ F/cm}^2}$$

- e) Show qualitatively (by sketching a curve on the plot above) the potential distribution V(x) for $V_D = 0$ V. [2 pts]
- f) Why does a reverse-biased pn junction have an associated (voltage-dependent) small-signal capacitance? [3 pts]


The depletion charge changes with the bias voltage, i.e. a change in V_D requires a change in | Rdep | on either side of the junction. $C_J = \frac{\partial V_D}{\partial Rdep}$

Problem 2 [20 points]: Bipolar Junction Transistor

a) What is the base-width modulation effect, and why is it undesirable? [4 pts]

An increase in IIcl with increasing IVCEI due to decreasing quasi-neutral base width (W) with increasing reverse bias on the collector junction. This results in a finite output resistance $(r_0 < \infty)$ which degrades the intrinsic gain of the BJT.

- b) How should the base region of a BJT be designed to maximize current gain, and what is the trade-off? [4 pts]
 - · The base should be more lightly doped than the emitter (N& << NE)
 - · The quasi-neutral base width should be short (W<< LB)
 - · Trade-off is large base-width modulation effect (low VA and ro)
- c) Consider a BJT with the *I-V* characteristics as shown below.



i) Draw the small-signal model for the DC bias condition $V_{\rm BE} = 0.8 \, \rm V$, $V_{\rm CE} = 2.5 \, \rm V$. [9 pts] (Indicate numerical values and units for the small-signal parameters, and label the transistor terminals.)


$$I_{c} = 9mA \implies g_{m} = \frac{I_{c}}{V_{T}} = \frac{9mA}{26mV} = 0.355$$

$$I_{e} = 80\mu A \implies \beta = \frac{9mA}{80\mu A} = 112.5$$

$$V_{\Pi} = \frac{\beta}{9m} = \frac{112.5}{0.35} = 320 \Omega$$

small-signal model:

 $r_0 = \frac{\partial V_{CE}}{\partial I_c} = \frac{5V}{2mA} = \frac{2.5kR}{2.5kR}$




ii) Indicate by sketching a curve on each of the plots above, for $V_{\rm BE} = 0.75 \rm V$, how the *I-V* characteristics would change if the base dopant concentration were to be increased by a factor of 2. [3 pts]

Problem 3 [20 points]: BJT Amplifiers

Consider the amplifier stage as shown. Assume $V_A = \infty$ and active mode operation for the BJT.

- a) What are the purposes of C_1 and C_B ? [4 pts]
 - · Ci allows the input signal to be coupled to the BJT, without disturbing its DC bias point
 - · CB provides an AC ground for the BJT, to increase the voltage gain.



b) Write expressions for the small-signal voltage gain (A_v) , input resistance (R_{in}) , and output resistance (R_{out}) . [8 pts]

Vorst Re Ri (Riand Re are in parallel between output node and AC ground.)

This is a common base amplifier, with

Therenin equivalent
$$V_{Rx} = Rs ||R_E||$$

circuit $V_X = \frac{RE}{R_S + R_E} v_{in}$

$$A_{v} = \frac{Re ||R|}{\frac{1}{3m_{1}} + R_{5}||R_{E}|} \cdot \frac{RE}{R_{5} + RE}$$

$$R_{in} = RE ||\frac{1}{3m_{1}}|$$

$$R_{out} = Re ||R_{1}|$$

- c) Describe the trade-off between headroom and voltage gain, in selecting the value for $R_{\rm C}$. How can this tradeoff be alleviated? [6 pts]
 - · For large headroom, Re should be small (so that the BJT collector is biased at a voltage >> VB).
 - · For large voltage gain, Re should be large.
 - . This trade-off can be allevided by increasing Vec.
- d) What is the main disadvantage (weakness) of this voltage amplifier design? [2 pts]

Small Rin l'approximately 5mi), undesignable in most eases except when Rs is very small.

Problem 4 [20 points]: MOSFETs

a) Explain why the current (I_D) in a long-channel MOSFET saturates with increasing drain-to-source voltage (V_{DS}) . [3 pts] As the drain vo Hage increases to become greater than Vas-Vyn, the inversion layer in the channel becomes pinched off at the drain end. As Vo is increased beyond Vas-Vin, the voltage dropped across the pinch-off region increases, while the voltage across the inversion layer remains the same Since the lateral E-field doesn't increase with Vp, Ib doesn't increase with Vp.
b) How can the channel length modulation effect be minimized, and what is the trade-off? [3 pts]

The channel length modulation effect can be reduced by · increasing L, and/or

- · increasing No (which increases VT) to reduce the size of the pinch-off region relative to L. The trade-off is lower 9m, hence lower gain.
- c) Consider a MOSFET with threshold voltage $V_{\text{TH}} = 0.5\text{V}$, biased such that $V_{\text{GS}} = 1.0\text{V}$, with the *I-V* characteristic shown. Is this a long-channel or short-channel MOSFET? Justify your answer. [2 pts]
- I_D [mA] 5₽ 3 2

*>V*_{DS} [V]

Vosar = 0.25V, which is less than Ves - Vyu = 0.5V

- Vas incressed ii) Indicate by sketching a curve on the plot how the I-V characteristic would Vas-VTH is doubled.

 To is doubled change if V_{GS} were to be increased by 0.5 V. [3 pts]
 - iii) What is the output resistance (r_0) of this MOSFET? [3 pts]

$$r_0 = \frac{\partial V_{DS}}{\partial I_0} = \frac{IV}{0.5mH} = 2kJ_L$$

e) Indicate in the table below how the parameters of a short-channel MOSFET would change, if the carrier mobility were


to be enhanced (e.g. by 2x). Provide qualitative reasoning for your answers. [6 pts]							
MOSFET	Parameter will		will	Brief Justification			
Parameter	increase	decrease	not change	(No equations or formulas!)			
Transconductance, $g_{\rm m}$	/			higher m -> higher velocity of carriers injected into the channel. =) an incremental change in # of carriers (due to ovas) -> larger incremental change in	. 4		
Output resistance, r_0		✓		DIBL causes VTH to be reduced as Vps increases. If u is increased, then the magnitude of the increase in current (In) with decreasing VTH is increased.			

Problem 5 [20 points]: MOSFET Amplifiers

a) For a given bias current, why is the transconductance for a MOSFET generally smaller than that for a BJT? [4 pts]

Typically, a Mosfet requires a bias Vas-VTB >> 2VT (usually = 0.5V) to achieve comparable current. => 3m is larger for a BJT.

b) Consider the amplifier circuit below. M_1 and M_2 are long-channel MOSFETs with $\mu_n C_{ox} = 200 \,\mu\text{A/V}^2$, $V_{TH} = 0.4 \,\text{V}$, and $\lambda = 0$, and are biased such that $I_{D1} = I_{D2} = 0.1 \,\text{mA}$. $V_{DD} = 1.8 \,\text{V}$. $(W/L)_1 = 16 \,\text{and}\, (W/L)_2 = 1$.



i) What is the DC bias voltage at the input (V_{G1}) ? [4 pts]

$$I_{DI} = \frac{1}{2} \left(\frac{W}{L} \right)_{1} \mu_{m} C_{OX} \left(V_{GSI} - V_{TH} \right)^{2}$$

$$\left(V_{GSI} - V_{TH} \right)^{2} = \frac{2I_{DI}}{\left(\frac{W}{L} \right)_{1} \mu_{m} G_{OX}} = \frac{2 \times 10^{-4}}{16 \cdot 200 \times 10^{-6}} = \frac{1}{16}$$

ii) What is the voltage gain? (A numerical answer is required.) [5 pts]

This is a common source amplifier with "Ro" = 1 3m2

$$= A_{V} = -3mi \left(\frac{1}{3m2}\right)$$


$$= -\sqrt{\frac{(W/L)_{1}}{(W/L)_{2}}}$$

The second second

iii) Calculate the headroom, i.e. the maximum amplitude of the small-signal output voltage for which M_1 operates in saturation. [7 pts]


Problem 6 [20 points]: MOSFET Cascode Stage and Current Mirror

a) Consider the cascode amplifier stage below. M_1 and M_2 are each long-channel MOSFETs, with $\lambda \neq 0$.



- i) What is the purpose of transistor M_1 ? [2 pts] to boost the output impedance (and hence the eain) of this amplifier stage.
- ii) Describe qualitatively how the gates should be DC biased. [4 pts]
- · The gate vo Hage for M2 should be set such that that Ipz = I
- . The gate voltage for MI should be set such that IVasi | results in IDI = I, and | Vosz > Vasz - VTH
- iii) Derive expressions for the voltage gain (A_v) and output resistance (R_{out}) . [4 pts] The resistance seen looking into the chain of M, is ~3m1 To, Yoz The current source is ideal, with infinite small-signed resistance. Rout = gmi roi roz

b) Consider the current mirror circuit below:



- What is the purpose of the reference transistor M_{REF} ? [2 pts] IREF $(\frac{W}{L})$ It generates the bias voltage needed for the mirror transistor (M_1) to produce a scaled copy of the reference produce a scaled copy of the reference corrent (IREF).
 - Derive an expression for I_1 in terms of I_{REF} , assuming that $\lambda = 0$. [4pts]


Derive an expression for
$$I_1$$
 in terms of I_{REF} , assuming that $\lambda = 0$. [4pts]
$$I_D \propto \frac{W}{L} \left(V_{aS} - V_{TH} \right) = \frac{I_1}{I_{REF}} = \frac{(W/L)_1}{(W/L)_{REF}}$$
since $V_{aS} - V_{TH} = V_{aS}_{REF} - V_{TH}$

Suppose now that $\lambda \neq 0$. If M_1 is operating under the condition $V_{DS} > V_{GS}$, would I_1 be larger or smaller than I_{REF} ? Explain briefly. [4 pts]

In is increased by the factor 1+ 2 (VDS - VDS) = 1+2 (VDS - VGS + VTH) For MREF. VDS = VOS SO this factor is It & Vou For MI, Vos > Vas so this factor is > 1+) Vm => II > ideal value

Problem 7 [20 points]: Frequency Response

Consider the amplifier stage below. Assume $\lambda \neq 0$, $g_{\rm m}r_{\rm o} >> 1$, and saturation mode operation for each MOSFET.



a) Write an expression for the low-frequency voltage gain from node X to node Y, i.e. $A_{v,XY}$. [3 pts]

$$A_{V,XY} = \frac{V_X}{V_Y} = -g_{mi} \left(\frac{1}{3n^2}\right) \simeq -1$$

Write an expression for the low-frequency voltage gain of the entire stage, i.e. $A_v = v_{out}/v_{in}$. [3 pts]

- c) Draw the MOSFET capacitances $(C_{GS1}, C_{GD1}, C_{SB1}, C_{DB1}, C_{GS2}, C_{GD2}, C_{SB2}, C_{DB2})$ on the circuit diagram above. [4 pts]
- d) Use Miller's theorem to derive an approximate expression for the bandwidth. Assume that the dominant pole is associated with node Y, $\omega_{p,Y}$. [7 pts]


Using Hiller's theorem, Capi contributes a grounded capacitance to node Y with the value Capi (1- Ayxx) = 2 Capi

The total grounded capacitance at node Y is therefore

The (small-signal) resistance seen between node Y and AC ground is


The dominant pole frequency (bandwidth) is thus

e) Sketch the Bode plot on the axes provided. Label the low-frequency voltage gain and bandwidth. [3 pts]



Problem 8 [20 points]: Differential Amplifiers


Consider the basic differential amplifier circuit shown below. The MOSFETs are long-channel devices.



i) Why should the circuit be symmetric, ideally? [2 pts]

to achieve zero common-made gain

- ii) Can the differential voltage gain, $v_{out}/(v_{in1}-v_{in2})$, be adjusted by adjusting the tail current I_{SS} ? Explain briefly. [3 pts] The transistor bias currents are each equal to Is. Thus gm & To and hence the voltage Jain & VIs.
- b) Consider the amplifier stage shown below. Assume $\lambda \neq 0$, $g_m r_0 >> 1$, and saturation mode operation for each MOSFET.



Derive an expression for the differential voltage gain, $v_{out}/(v_{in1}-v_{in2})$.

$$|A| = -\frac{1}{2} |A| = -\frac{1}{2} |A|$$

ii) Qualitatively, how would the differential voltage gain be affected if the current source (I_{SS}) were not ideal, i.e. it had finite resistance? [3 pts]


So long as the circuit is symmetric, the non-ideality of the tail current source will have no impact.

Considering your answer to part (i), what is the best way to adjust the design of this amplifier to increase the voltage gain? (Consider the various options: adjustment in I_{SS} , V_{DD} , $(W/L)_1$ or $(W/L)_2$. Also, consider the tradeoff (if any) with the maximum differential input voltage, $\Delta V_{\rm in,max}$, which is proportional to $(V_{\rm GS}-V_{\rm TH})_{\rm equil}$.) [4 pts]

From part (i), we see that Av can only be adjusted by adjusting (W/L), or (W/L)3.

If (W/L), is increased, ovin max decreases, which is undesirable.

Thus, the best way to increase Av is to decrease (W/L) = (W/L)4.




Problem 9 [20 points]: Advanced Topics

a) Illustrate on the plot how the frequency response of an amplifier stage would change with negative feedback, for a loop gain of 10. Estimate the reduction in low-frequency gain. [4 pts]

. Negative feedback lowers the gain by (1+KA,)=10

loopgain



· Negative feedback enhances the bandwidth by (1+ KA,)

b) Indicate in the table below how CMOS technology parameters should evolve with technology advancement, in order to improve the speed (i.e. reduce the gate delay) of digital CMOS circuits. Assume that transistor channel dimensions W and L are scaled proportionately with the gate-oxide thickness. [4 pts]

	Parameter should			
CMOS Technology Parameter	increase	decrease	(doesn't matter)	
Gate-oxide thickness, T_{ox}		V		
Carrier mobility, μ	V			
Threshold voltage, $V_{\rm TH}$		V		
Power supply voltage, $V_{\rm DD}$	\checkmark			

e note that this is not good for power density

c) What is the benefit of using silicon-germanium (SiGe) in the base region of a BJT? Explain briefly. [4 pts]

Side has a smaller bandgap energy, hence much larger ni, than Si.

Ba nie Ne is therefore enhanced if SiGe is used as the base material.

This allows large & to be achieved with large Ne, which is beneficial for reducing base-width modulation i.e. achieving large to - large 3m to

What is the benefit of using SiGe in the source and drain regions of a p-channel MOSFET? Explain briefly. [4 pts]

Since the lattice constant is larger for SiGe than for Si,

SiGe in the source/drain regions induces compressive strain

in the channel region, which enhances hole mobility and

hence results in larger IDSAT (hence smaller gate delay for digital OMOS)

and larger transconductance (hence larger gain for amplifier applications).

e) Why have BJTs (rather than MOSFETs) been preferred, historically, for radio-frequency circuit applications? Why will this change in the future? [4 pts]

The cutoff frequency (ff) is higher for BJTs than for MOSFETS.

As MOSFETs are scaled down in site, their gate capacitance (Cas)

decreases so that 3m/Cas increases with each new generation

of CMOS technology. Thus, MOSFETs are becoming suitable for

RF applications.