らなり

FF1 4

to


4

CLK, and the

Use only


List the ROM contents in hexadecimal to implement the FSM shown below. The inputs A and B are synchronized. The states are assigned numerical order, e.g., for state S4, $Q_2Q_1Q_0 = 100_2$. (Follow normal state diagram assumptions: holding in the same state is implicit, etc.).

Fill in ROM contents in hexadecimal. (Binary answers will receive no credit.)




Problem 2 (24 points) KEY

Your lab partner has designed the following Xilinx XC4000 circuit and tells you it works fine in unit delay simulation, but won't work when downloaded to the Xilinx chip. Given CLKIN=1MHz, Tekomax=2.8ns, Tsu=2.4ns.



(2. [Apts.] a) Complete the timing diagram (considering propagation and interconnect delays) to show why the circuit does not operate as intended. Show old clock cycles



4017

write [by00]

read Loxor Write [OATS]

[20 pts.] 3a) For the datapath above, complete the functional timing diagram for a set of control signals that will perform a block move operation as described in the register transfer notation:

while (COUNTER! (COUNTER!)

A - RAMICOUNTER! - COUNTERO! - COUNTERO

A - RAMICOUNTER!)

COUNTER! - COUNTER!

done /* go to done state, no-op */

COUNTERO initially contains 0x00. COUNTER! initially contains 0xfe. Insert idle states only as necessary, e.g., to prevent tri-state conflicts. Label address and databus contents, e.g., RAM[0], regA, stor, Show signals for all clock cycles.

Read 0 write of the trad 1 write of the conflicts. The control signals are generated by a MOORE machine using rising edge-triggered FFs.

RAM GOJ (Am [ce] caster 1 ps1 - conter BAM(FE) 3 counter & plut - scoutore A -MANGE] Peulogie (18) +6 pts write cycle (06) +8 pts ONON-CUTA VOICE - CMIL 4 Vis St AM (C) RANTO] -AA News Coxoll DataBus<7:0> TITE WEL OLNO OLNO FNO WE-FE CNTSEL ENA OE-FE AdrBus<7:0> CNTITC LOADA OEL Sock CEL

Problem 3 (cont.)

(Nots.) b) Finite state machines typically generate glitches after the rising edge of the clock. Which country signal(s) generated by the FSM must be glitch free to ensure proper operation of the data path?

-1 each wang **DATSEL**

[Kpts.] c) An FSM with state diagram below is used to control the data path shown above:

S2) GATTOE E A B S WE-THE S

14-2 if Complete the timing diagram for all clock cycles, assuming counter 0 initially contains Orfe. Label address and databus contents, e.g., RAM[Orfe], etc., and Label state after rising edge of clock. 23 8 Korn X prog Kent Yert Xang 88 も contero-cute Kosti K ost bus conflict Com A Control of the CONTINE OXA S CNTITC WE-FE AdrBus<7:0> CNTO S 20 LOADA ENA CNTSEL S WE.L DataBus<7:0> OE-FE ŒĽ CEL

[Crass.] d) Using the state diagram from Prob. 3c, list in register transfer notation the operation(s) that occur during each state or at the next rising edge of the clock when in a particular state.

15 so gobyle -> RAM[0xfc]

SI: TOA - MAM [Oxfc] , conterat 1 - y contera

< Sz. Conteres 1 -> conter a, PAM[O(F)] -> res A

5 s3. NOP

| pts.] e) There is at least one design flaw indicated by the timing diagram for Problem 3c. State the problem. | lem(s) and suggest a fix for each problem.

redding. If CE is not assorted in state 2, this world There is a bus conflict in state 2 because The bost solven hold be to marty the unite cycle hep, but there is still a possibility of bus conflict. both FIVA and CE are coverted , i.e. the RAM is 6 be:

then there want be a bus conflict, by udding a Clock を元に FNA J.W.

heydine edge triggered DFF to CEL

Problem 4 Short answers (15 points)

I/P pts.] a) What connections are necessary for LED board operation for the project? $S_{1.10}$

3

GNS

EDCLOCK

DISPLAY ENABLE DATA

[pts.] b) Draw a circuit that outputs a single pulse one clock period wide for every rising edge on an unsynchronized input DATA. DATA changes at less than 1/10 the clock rate.

DATA TO O DATA SYNC

0FD is purt of IO Black and chesn't use any CLBS. (pps.] c) In the Xilinx FPGA, what is the difference between an OFD and a FD?

inforument deby compused to comecting FD from a CLB to obstinal OPAO. OFD is conected to an OPAD, and his very smull

3 [6 pts.] e) Why does the clock out to the LED board need to be as fast as possible?

long as passible. Otherwise the display will been too So that Dispensible can be assorted for as din it more time is sport sending older than

6 of 7

displaying it.