


Cascading of Inverter:

जैसा (एक के बाद एक)



$$\begin{array}{l} A=0 \\ A=1 \end{array}$$

$$\begin{array}{l} B=1 \\ B=0 \end{array}$$

$$\begin{array}{l} Y=0 \\ Y=1 \end{array}$$

$$\begin{aligned} B &= \overline{A} \\ Y &= \overline{B} = \overline{\overline{A}} = A \end{aligned}$$

$$\boxed{Y=A}$$

input = output : Buffer gate

* If we Cascade 2 Inverters in a series then it will act like a Buffer



$$\begin{array}{l} A=0 \\ A=1 \end{array}$$

$$\begin{array}{l} B=1 \\ B=0 \end{array}$$

$$\begin{array}{l} C=0 \\ C=1 \end{array}$$

$$\begin{array}{l} Y=1 \\ Y=0 \end{array}$$

$$\left. \begin{array}{l} B = \overline{A} \\ C = \overline{B} \\ Y = \overline{C} \end{array} \right\} Y = \overline{A}$$

Output is Complement of Input $\Rightarrow \boxed{Y = \overline{A}}$

↖ Inverter

* If we Cascade 3 inverters in a series then it will act like an Inverter

Observation:

inverter



↳ if even number of NOT gates are connected in cascade then it behaves like a buffer.

→ But it generates a delay of $2n$ tpd




↳ if odd number of NOT gates are connected in cascade then it behave like an inverter

→ But it generates a delay of $2n+1$ tpd


Graph of two inverters in Cascade



Graph of three inverters in Cascade




NOT gate with feedback



* The output generated by an inverter (by triggered input) will become the next input to the same inverter.

* Triggered input \rightarrow input for a short duration

Waveform \rightarrow




AND Gate:

True = 1
False = 0

⇒ All input conditions must be true in order for output to be True or high

If $A = \text{True}$ & $B = \text{True}$ then $Y = \text{True}$

Symbolic Representation






Truth Table

A	B	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

$2 \text{ bit} = 2^2 \text{ combinations}$
 $= 4$

(a) Commutative law: $A \cdot B = B \cdot A$ (possible)

(b) Associative law: $(A \cdot B) \cdot C = A \cdot (B \cdot C)$ (possible)



Three Input AND gate

Two Input AND gate in Cascade

A	B	C	$Y = A \cdot B \cdot C$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1


3 inputs $\rightarrow 2^3$ combinations = 8

* Output is high if and only if all inputs are high


* It is similar to 'Dot Product'

$$Y = A \times B \times C$$

Enabled & Disabled AND gate



The input A not passed to the output so we can say that this is Disabled AND Gate.



$$A=0, B=1 \Rightarrow \underline{\underline{0}}$$
$$A=1, B=1 \Rightarrow 1$$

The input is directly passes to the output
→ Enabled AND Gate
→ Work like a buffer

Floating I/p :

↳ one input is unknown

↳ either 0, or 1, or ~~any~~ equals to other input

