

MULTIPLEXERS AND DEMULTIPLEXERS PART - 01



Multiplexer (MUX)

A multiplexer (often abbreviated as MUX) is a digital circuit that selects one of many input signals and forwards the selected input to a single output line.

A multiplexer is a combinational circuit with:

- 2^n input lines
- 1 output line
- n selection (or control) lines

* Selecting over multiple inputs & send to the o/p




Select Line

A select line (also called a control line) in a multiplexer determines which input is connected to the output.

If there are m select lines and n input lines in a MUX then the number of possible input lines will be 2^m

Select Lines (m)	Input Lines ($n = 2^m$)
1	2
2	4
3	8
4	16
5	32
m	2^m

* Each Combination of select line Represents the single input
* That's why Mux is also called as a selector



If a multiplexer has N input lines, the number of select lines needed is: $\lceil \log_2 N \rceil$

Select Line

* For every Combination of Select line there will be 1 input line associated with that Combination.

* Eg if there are total of 4 input lines then we need $\lceil \log_2(4) \rceil$ select lines
↓
2 select lines.

→ It is called as 4:1 Mux or 4X1 Mux


Input lines → output lines

Input line must be in power of 2.

→ We can represent a Mux as $2^m : 1$ mux or $2^m \times 1$ mux


Imp * Mux are also called as 'Universal logic' & 'AND-OR logic'

$$\text{Input lines} = 2^{\text{select lines}}$$



Active high and Active low Multiplexer


Active High: The Enable Switch of the Mux must be 1 to turn on the multiplexer



if $EN = 1$, then Mux works
if $EN = 0$, then Mux will not work

Active low: If the enable switch is zero then mux work.

if $EN = 0$ then Mux turn ON
if $EN = 1$ then Mux will not work



2×1 Multiplexer

A 2×1 mux consists of two input lines and one select line (S) and one output (Y)

TRUTH TABLE				
S (Select)	D ₀	D ₁	Y (Output)	
0	0	X	0	
0	1	X	1	
1	X	0	0	
1	X	1	1	

$S=0 \quad Y=D_0$



$S=1 \quad Y=D_1$

S	Y
0	D ₀
1	D ₁

m_0

m_1

SOP
 $Y = \bar{S}D_0 + SD_1$



A	B	C	Y
0	0	0	0
0	0	1	1 m_1
0	1	0	1 m_2
0	1	1	0
1	0	0	1 m_4
1	0	1	0
1	1	0	0
1	1	1	1 m_7

$$Y = m_1 + m_2 + m_4 + m_7$$


$$Y = \sum m(1, 2, 4, 7)$$

$$Y = m_1 \underset{\substack{\downarrow \\ 1}}{Y_1} + m_2 \underset{\substack{\downarrow \\ 1}}{Y_2} + m_4 \underset{\substack{\downarrow \\ 1}}{Y_4} + m_7 \underset{\substack{\downarrow \\ 1}}{Y_7}$$


$$Y = \underset{\substack{\downarrow \\ E}}{Y_i} (m_1 + m_2 + m_4 + m_7)$$

2x1 Multiplexer

* 4 NAND Gates are required to
Create 2x1 mux



$Y = D_0 \bar{S} + D_1 S$



4×1 Multiplexer

* The sequence of Input lines & Select lines may be vary according to the sequence.

A 4:1 Multiplexer (4-to-1 MUX) is a combinational circuit that selects one of four data inputs and routes it to a single output, based on the values of two select lines.

Data Inputs: D0, D1, D2, D3 (4 inputs)

Select Inputs: S1, S0 (2 bits)

Enable (EN) – if present, enables/disables the MUX

Y – Output

TRUTH TABLE		
S1	S0	Output (Y)
0	0	D0
0	1	D1
1	0	D2
1	1	D3

$\rightarrow \bar{S}_1 \bar{S}_0 D_0$


$\rightarrow \bar{S}_1 S_0 D_1$

$\rightarrow S_1 \bar{S}_0 D_2$


$\rightarrow S_1 S_0 D_3$

* No. of Inverters required = no. of Select lines for a mux

$$Y = \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3$$




4×1 Multiplexer



* 7 NAND gates are required to design 4×1 mux

Connecting Vcc to S1 pin in 4:1 Multiplexer

↓ high



Possible Combinations


S_1	S_0		
1	0	D_2	} output
1	1	D_3	

* D_0 & D_1 Can not get connected to the output if $S_1 = 1$.

∴ D_0 & D_1 are disabled input

Connecting GND to S1 pin in 4:1 Multiplexer

↓ low



Possible Combinations

S_1	S_0	Y
0	0	D_0
0	1	D_1

} Reaches to the o/p

But,


D_3 & D_2 will not reach to the o/p
 $\therefore D_3$ & D_2 are disabled.

8×1 Multiplexer

An 8:1 multiplexer selects one of 8 data inputs (D_0 – D_7) and sends it to the output Y , based on 3 select lines (S_2, S_1, S_0).


TRUTH TABLE			
S_2	S_1	S_0	Output (Y)
0	0	0	D_0
0	0	1	D_1
0	1	0	D_2
0	1	1	D_3
1	0	0	D_4
1	0	1	D_5
1	1	0	D_6
1	1	1	D_7

$\overline{S_2} \overline{S_1} \overline{S_0} D_0$
→ $\overline{S_2} \overline{S_1} S_0 D_1$
→ $\overline{S_2} S_1 \overline{S_0} D_2$
⋮
 $S_2 S_1 S_0 D_7$



$$Y = \overline{S_2} \overline{S_1} \overline{S_0} \cdot D_0 + \overline{S_2} \overline{S_1} S_0 \cdot D_1 + \overline{S_2} S_1 \overline{S_0} \cdot D_2 + \overline{S_2} S_1 S_0 \cdot D_3 + S_2 \overline{S_1} \overline{S_0} \cdot D_4 + S_2 \overline{S_1} S_0 \cdot D_5 + S_2 S_1 \overline{S_0} \cdot D_6 + S_2 S_1 S_0 \cdot D_7$$

8×1 Multiplexer



12 NAND gates are required to design 8:1 mux

Similarly we can design
16:1 mux, 32x1 mux &
So on.

↓
but it is not feasible

↓
minimize the MUX
by distributing the high
order multiplexer to the
sequence of low order mux.

Tomorrow →

Implementation of Logic gates using Mux
&
Functions using mux