


OR Gate :

↳ 31 થી 01, 21

→ If any input is true or high then output will be True.

Symbolic Representation :





Truth Table

A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

a) Commutative Law : $A + B = B + A$
↳ Possible


b) Associative Law :

$$A + (B + C) = (A + B) + C \quad \text{Possible}$$



\Downarrow

$$Y = A + B + C$$




Three Input OR Gate

Truth Table

A	B	C	$Y = A+B+C$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1


input = 3,
 $\hookrightarrow 2^3 = 8$ combinations



Three Input OR Gate

* If any I/p is high then
 O/p = high



Enable & Disable OR Gate:



→ O/p is not dependent on Input
& O/p will stay at 1.

↳ It is Disabled OR Gate

Floating Input OR Gate



→ O/p is dependent on Input (A)

↳ It is enabled OR gate



↳ Act like a buffer

$$\begin{cases} A=0, Y=0 \\ A=1, Y=1 \end{cases}$$

$Y=A$ ← Buffer

NAND Gate

↳ AND gate with Not Gate (AND → NOT)




Truth Table

A	B	AB	\overline{AB}
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

* Commutative law:


$$\overline{A \cdot B} = \overline{B \cdot A}$$

(NAND gate follows Commutative law)



$$A=1, B=1, C=0$$


$$\hookrightarrow \overline{AB \cdot C} = 1$$



$\Rightarrow \overline{AB \cdot C} \neq \overline{BC \cdot A}$ (It does not follow the law of Associativity)

3 input NAND Gate:

↳ AND gate with 3 inputs + 1 NOT




✗ 3 input AND Gate Can NOT be directly obtained from two input NAND Gate (cascading).

Truth Table


A	B	C	ABC	\overline{ABC}
0	0	0	0	1
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	0

Enabled & Disabled NAND Gate :




* O/p remains 1 & does NOT responding by changing in input signal
 → Disabled NAND Gate

floating I/p NAND Gate



$A = 0, Y = \overline{A \cdot A} \Rightarrow \overline{0 \cdot 0} = \overline{0} = 1$
 $A = 1, Y = \overline{A \cdot A} \Rightarrow \overline{1 \cdot 1} = \overline{1} = 0$

Act like an Inverter



* Output dependent on I/p

$A = 0, Y = 1$
 $A = 1, Y = 0$

→ Enabled NAND Gate

↳ Act like an Inverter (NOT)