

✓ Unit 01 : Number System

- Radix
- Conversion of Radix

base 'n'

(10)

✓ Unit 02 : Data Representation

- Types of Code
- Representation of numbers in different format
 - 1's comp
 - 2's comp

Unit 03 : Logic Gates

→ आरम्भ से

[foundation]

Logic Gate:

essential Requirement

'It is a basic building block of a digital Circuit, which is used to make all Logical Decisions'

↳ finite state

Ex: Switch

following are the logic gates that are used to create a logical circuit

i) Buffer

ii) Inverter (NOT)

iii) AND

iv) OR

v) NAND


vi) NOR

vii) XOR

viii) XNOR

Logical Decision :

↳ Depends on Conditions



logical type ← Positive
Negative

Positive Logic

True = True

1 = True 0 = false

High = True, Low = false

Logic 1 = 5V (True)

Logic 2 = 0V (False)

Negative Logic

1 = False 0 = True

High = False Low = True


Logic 1 (5V) → false

Logic 2 (0V) → True

Switch = OFF $\frac{9}{\text{E}}$
or Bulb $\frac{9}{\text{E}}$

1) Buffer:

It has same output as input but it increases the signal strength so that it can travel for longer distance.



A	Y
0	0
1	1


} Truth Table

⇒ Truth Table: It is a table that provides the output for each possible combination of input.

Graph of Buffer Gate

t_{pd} = Propagation Delay


↳ Time taken by Input to reach the output through a gate



2} Inverter (NOT) (उलट)

↳ It negates the logic [or we can say that it generates the Complement of input signal]

→ Negative Logic




Truth Table

A	$Y = \bar{A}$
0	1
1	0

↳ $\begin{matrix} 1 & 0 \\ 0 & 1 \end{matrix}$


They are used to Complement the logic

Graph of NOT Gate:



Cascading of Inverter:

जोड़ना (एक के बाद एक)



$$\begin{array}{l} A=0 \\ A=1 \end{array}$$


$$\begin{array}{l} B=1 \\ B=0 \end{array}$$

$$\begin{array}{l} Y=0 \\ Y=1 \end{array}$$

$$\begin{aligned} B &= \overline{A} \\ Y &= \overline{B} = \overline{\overline{A}} = A \\ \boxed{Y &= A} \end{aligned}$$

input = output : Buffer gate

* If we Cascade 2 Inverters in a series then it will act like a Buffer



$$\begin{array}{l} A=0 \\ A=1 \end{array}$$

$$\begin{array}{l} B=1 \\ B=0 \end{array}$$

$$\begin{array}{l} C=0 \\ C=1 \end{array}$$

$$\begin{array}{l} Y=1 \\ Y=0 \end{array}$$

$$\left. \begin{array}{l} B = \overline{A} \\ C = \overline{B} \\ Y = \overline{C} \end{array} \right\} Y = \overline{A}$$

output is Complement of Input $\Rightarrow \boxed{Y = \overline{A}}$

↖ Inverter

* If we Cascade 3 inverters in a series then it will act like an Inverter

Observation :

↳ if even number of NOT gates are connected in cascade then it behaves like a buffer.

→ But it generates a delay of $\underline{2n}$ t_{pd}

↳ if odd number of NOT gates are connected in cascade then it behave like an inverter

→ But it generates a delay of $2n+1$ t_{pd}

