

# DPP on Logic Gates

Which of the following Boolean expressions is equivalent to a NOR gate?

A.  $\overline{A} + \overline{B}$

~~B.  $\overline{A + B}$~~

☒ C.  $\overline{A} \cdot \overline{B}$

D.  $\overline{AB}$

$$\overline{A+B} \rightarrow \overline{A} \cdot \overline{B}$$

↓  
NOR

The simplified Boolean expression for the logic function:

$$F = AB + \overline{A}\overline{B} + \overline{A}B$$

$\hookrightarrow A \oplus B + AB$

A.  $AB + \overline{A}\overline{B}$

☒ B.  $A + B$

C.  $A \oplus B + A$

D.  $A + B\overline{A}$

$$A(B + \overline{B}) + \overline{A}B$$

$$\underline{A + \overline{A}B} \leftarrow \text{RLR}$$

$$A + \overline{A}B = A + B$$

Q3. Consider the function. The minimum number of 2-input logic gates needed to implement this function using only NAND gates is:

$$F = AB + \bar{A}C$$

2 NAND  $\rightarrow$  AND

1 NAND  $\rightarrow$  NOT


$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

☒ A. 4

B. 5

C. 6

D. 8




Q4. A function  $F(A,B,C,D)$  is given as:

$$F = \sum m(0, 2, 5, 6, 7, 8, 10, 13, 15)$$


What is the number of essential prime implicants in the minimal SOP?

- ☒ A. 2
- ☐ B. 3
- ☐ C. 4
- ☐ D. 5



Q.5. A 2-input NOR gate has one of its inputs permanently stuck at 1. What is the output for any possible input combination?

- ☒ A. Always 0
- ☐ B. Output behaves like a NOT gate
- ☐ C. Output equals the other input
- ☐ D. Always 1




Q6. What is the minimum number of 2-input NAND gates required to implement a 3-input majority function:

↳ Non Associative

$$F(A, B, C) = AB + AC + BC$$

- A. 5
- ☒ B. 6
- C. 7
- D. 8





Q.7. Time required by signal to receive after it's been sent is referred to as \_\_\_\_\_.




Logic Gate


- a) Time Delay
- b) Phase Delay
- ☒ c) Propagation Delay
- d) Angular Delay



Q.8. All the logic gates shown in the figure have a propagation delay of 20 ns. Let  $A = C = 0$  and  $B = 1$  until time  $t = 0$ . At  $t = 0$ , all the inputs flip (i.e.,  $A = C = 1$  and  $B = 0$ ) and remain in that state. For  $t > 0$ , output  $Z = 1$  for a duration (in ns) of 40 ns.



Q.11. The output F in the digital logic circuit shown in the figure is:



A  $F = \bar{X}YZ + X\bar{Y}Z$

☒ B  $F = \bar{X}YZ + X\bar{Y}Z$

C  $F = \bar{X}\bar{Y}Z + XYZ$

D  $F = \bar{X}YZ + XYZ$

$$A \cdot \underline{\overline{A \oplus B}} = AB$$

$$\overline{A \oplus B} = \overline{A\overline{B} + \overline{A}B}$$

↓ De Morgan's law

$$\overline{A\overline{B}} \cdot \overline{\overline{A}B}$$

↓ De-morgan's law

$$= (\overline{A} + B)(A + \overline{B})$$

Multiply  $\overline{A \oplus B}$  by A

$$A \cdot \overline{A \oplus B}$$

$$A \cdot (\overline{A} + B)(A + \overline{B})$$

$$\cancel{A\overline{A}} + AB(A + \overline{B})$$


$$AB(A + \overline{B})$$

$$AAB + A\overline{B}\overline{B}$$

$$AB + 0$$

$$= AB$$

For the circuit shown below the output F is given by:




$$x \oplus x = 0$$

$$x \oplus 0 = x$$

- a)  $F = 1$
- ☒ b)  $F = 0$
- c)  $F = X$
- d)  $F = X'$

The number of two input NAND gates required to implement the boolean function  $Z = A B' C$  assuming that A,B and C are available, is:

- A) Two
- B) Three
- ☒ C) Five
- D) Six





A ring oscillator of 5 inverters is running at a frequency of 1.0MHz. The propagation delay per gate is \_\_\_\_\_.

$$t = \frac{1}{f}$$

$$\text{time Period} = 2nt_{pd}$$

$$2 \times 5 t_{pd} = 10 t_{pd}$$

$$10 t_{pd} = \frac{1}{10^6} \Rightarrow \frac{1}{10 \times 10^6} = \frac{1}{10^7} \text{ sec}$$

$$\Rightarrow 10^{-7} \text{ sec} \Rightarrow \underline{0.1 \mu\text{s}}$$

$$\frac{1}{10 \times 10^6} \text{ sec} \Rightarrow \underline{0.1 \times 10^{-6}} \text{ sec} \\ = 0.1 \mu\text{s}$$



$$1 \text{ KHz} = 1000 \text{ Hz}$$

$$1 \text{ MHz} = 1000 \text{ KHz}$$

$$1 \text{ MHz} = 10^6 \text{ Hz}$$


$$1 \text{ GHz} = 1000 \text{ MHz}$$

$$1 \text{ sec} = 1000 \text{ ms}$$

$$1 \text{ ms} = 1000 \mu\text{s}$$

$$1 \text{ sec} = 10^6 \mu\text{s}$$

For the ring oscillator shown in the figure, the Propagation delay of each inverter is 100 pico second. What is the fundamental frequency of the oscillator output?



$$\text{No. of Inverters} = 5$$

$$T = 2n t_{pd}$$

$$2 \times (5 \times 100) = 1000$$

$$f = \frac{1}{t} = \frac{1000 \times 10^{-12}}{1} = 10^3 \times 10^{-12} = 10^{-9} \\ = \underline{\underline{1 \text{ GHz}}}$$

$$1 \text{ sec} = 1000 \text{ ms}$$

$$1 \text{ ms} = 1000 \mu\text{s}$$


$$1 \mu\text{s} = 1000 \text{ ns}$$

$$1 \text{ ns} = 1000 \text{ ps}$$

$$1 \text{ sec} = 10^{12} \text{ ps}$$



If the input to the digital circuit (in the figure) consisting of a cascade of 20 XOR-gates is X then the output Y is equal to?



- A) 0
- ☒ B) 1
- C) X'
- D) X

$$X \oplus 1 = \bar{X}$$

$$X \oplus \bar{X} = 1$$

\* after 2 logic gates o/p = 1

↓  
Same as input

then after 20 xor gates = 1

A bulb in a staircase has two switches, one switch being at the ground floor and the other one at the first floor. The bulb can be turned ON and also can be turned OFF by any one of the switches irrespective of the state of the other switch. The logic of switching of the bulb resembles.

- A) an AND gate
- B) an OR gate
- ☒ C) an XOR gate
- D) a NAND gate

G.F

↳ Switch 1 = ON  
Switch 1 = off

F.f.

↳ Switch 2 = off — Bulb = ON  
Switch 2 = ON → Bulb = ON

← Inequality Detector  
↓  
XOR  
=

⇒ Next Session

↳ Boolean Algebra

- ↳ Theorems
- ↳ K-Maps