




STLUX - STNRG

Exercise the SMED

Four simple examples using the SMEDs

Agrate 06 April 2016

- Creating two examples to practice with the SMEDs and STLUX385A
- Creating two examples to practice with the SMEDs and STNRG388A
- Use the STLUX-STNRG Library
- Use the STEVAL-ILL075V1 and STEVAL-ISA164V1 dev board
- Use the SMEDs configurator
- Use the Raisonance/IAR IDE toolset and R-LINK/ST-LINK
- Two STLUX examples:
 - Using an ADC line control the duty of a PWM line (SMED0)
 - Generate a variable PWM line (SMED5) with CPP/DAC level
- Two STNRG examples:
 - Generate a variable PWM line (SMED5) with CPP/DAC level with hysteresis
 - Generate two variable PWM line (SMED2-SMED3) out of a variable PWM (SMED5) which keeps the voltage of a circuit within two fixed CPP/DAC levels




STLUX Example IV

STEVAL-ILL075V1 STLUX385A Dev board

Example IV - hardware

4


- Creating a PWM signal as a function of an analog input.
- PWM0 output has fixed frequency (50KHz) but variable duty cycle



Example IV - specification

5


- Creating a PWM signal controlled by a voltage level:
 - When V_{in} is below 200mV:
 - PWM0 is OFF at low voltage.
 - When V_{in} is from 200mV to 1V:
 - PWM0 freq. is fixed at 50KHz but duty cycle is from 2.5% to 97.5% (step 10nS)
 - When V_{in} is higher then 1V:
 - PWM0 is OFF at low voltage
 - Minimum on/off time:
 - 500ns



Example IV - SMED

6

- SMED 0 behavior: Two states
 - S0 set the PWM ON time
 - S1 set the PWM OFF time
 - SMED update mode: counter reset
- S0 is the variable time derived by the ADC
- Save as “*SMED_Init.c*” file
- Exercise:
 - Modify SMED0 behavior
 - Use S0 for min-on time 500nS
 - Use S1 as the variable time
 - Use S2 for min-off time 500nS



Example IV - firmware


7

- In the main:
 - Initialize IO pin, PLL, SMED, ADC, STMR
 - Wait interrupt flag
- In the STMR interrupt:
 - Acquire the ADC data value
 - Start/Stop the SMED
 - Compute the S0 CMP timer value
 - Update and validate the S0 time

Example IV – compile and debug

8

- Compile, download and debug the application using SWIM interface:
 - Look at the SMED0 output PWM while changing the ADC[7] input value
 - Set $V_{in}=0.6V \rightarrow$ PWM duty at 50%
 - Set $V_{in}=0.1V \rightarrow$ PWM fixed low
 - Set $V_{in}=0.95V \rightarrow$ PWM duty near 95%



```
MAINC HalfBridge.c IoutComp.c
* \brief "C" main entry
*/


void main( void )
{
    u32 ti;
    u8 rc;
    B2W v_tmp;
    u8 NoDump_cnt;
    u16 loc_tmp;
    u8 v_PFC, v_HB;

    CLK->CRDIVR = 0x00; // work with HSI at maximum frequency
                        // setup Fcpu == HSI clock == 16MHz

    CLK->PCKENR1 = 0xFF; // Start all clock
    CLK->PCKENR2 = 0xFF; // Start all clock

    GPIO0->ODR = 0x3F; // all lines to 1
    GPIO0->DDR = 0x3F; // all lines to output
    GPIO0->CR1 = 0x3F; // all lines in push pull

    GPIO1->CR2 = 0x27; // GPIO1.0-1-2-5 use a PP-10MHz
    // setup trigger line to output PP
    GPIO1->ODR |= -TRIG_b; // trigger line output to 0
    GPIO1->DDR |= -TRIG_b; // trigger line to output
    GPIO1->CR1 |= -TRIG_b; // trigger line in push pull mode
    MSC->IOMXP1 |= -MSC_IOMXP1_SEL_F14; // select Port1.4 as IO
```


STLUX Example V

STEVAL-ILL075V1 STLUX385A Dev board

Example V - specification

10


- Fix the PWM frequency to generate a fixed level:
 - V_{out} must be kept over 246mV:
 - PWM5 is turned ON when voltage reaches the low threshold -> DAC3/CPP3
 - V_{out} must be kept under 410mV:
 - PWM5 is turned OFF when voltage hits the high threshold -> DAC2/CPP2
 - No firmware interaction, automatically handled by SMED



Example V - hardware

11


- Creating a PWM signal as a function of two comparators
- PWM5 variable frequency to get an analog output voltage between CPP2 and CPP3 references



Example V - SMED

12

- SMED 5 behavior: Two states
 - S0 set Vout Max level
 - S1 set Vout Min level
 - SMED update mode: event
- Save as “*SMED_Init.c*” file
- Exercise:
 - Modify SMED5 behavior
 - When DIG0 low, halt SMED5 output low



Example V - SMED

13



New Open Close Save Options fullscreen Help



STLUX385A Scheme

SMED Configuration


State Machine

ADC

Register View

Board View


Switch Matrix



Example V - firmware

14

- On the main:
 - Initialize IO pin, PLL, SMED, DAC, CPP
 - Start the SMED5
 - HALT the STM8 processor
- SMED run autonomy, without FW modification
- Possible to use the SMED configurator and serial connection without compilation
- Exercise
 1. SMED5 is configured in a way that feedback from comparators makes the PWM5 toggle. If the comparator feedback is missed, it gets stuck. Try modifying the state machine so that it restarts after a max_time it gets stuck in a state.
 2. SMED5: Stop the SMED5 behavior when GPIO0-2 is at ground
 3. Using the register write on SMED Configurator, modify the CPM 3 DAC level




STNRG Example VI

STEVAL-ISA164V1 STNRG388A Dev board

STNRG Example VI - specification

16


- Vout must be kept over 246mV:
 - A hysteresis down is set on CPP3 so Vout can fall below the threshold
 - PWM5 is turned ON when voltage reaches the low threshold -> DAC3/CPP3-HYST_DN
- Vout must be kept under 410mV:
 - A hysteresis up is set on CPP2 so Vout can rise above the threshold
 - PWM5 is turned OFF when voltage hits the high threshold -> DAC2/CPP2+HYST_UP
- No firmware interaction, automatically handled by SMED



STNRG Example VI - hardware

17


- Creating a PWM signal as a function of two comparators
- PWM5 variable frequency to get an analog output voltage between CPP2 and CPP3 references



STNRG Example VI - SMED


18

Hysteresis level




STNRG Example VI - SMED

19




STNRG Example VI - waveforms

20



STNRG Example VI - waveforms


21



STNRG Example VI - firmware

22

- On the main:
 - Initialize CLK, PLL, SMED, DAC, CPP, HYST
 - Start the SMED5
 - HALT the STM8 processor
- SMED run autonomy, without FW modification
- Possible to use the SMED configurator and serial connection without compilation
- Exercise
 - SMED5 is configured in a way that feedback from comparators makes the PWM5 toggle. If the comparator feedback is missed, it gets stuck. Try modifying the state machine so that it restarts after a max_time it gets stuck in a state.




STNRG Example VII

STEVAL-ISA164V1 STNRG388A Dev board

STNRG Example VII - specification

24


- Vout must be kept under 410mV:
 - PWM5 is turned OFF when voltage hits the high threshold -> DAC2/CPP2
- When Vout falls below 328mV a dump is triggered:
 - A dump is triggered when voltage reaches the low threshold -> DAC3/CPP3
 - PWM5 is turned ON after 600 us
- Orthogonal PWM2 and PWM3 must be generated:
 - Duty cycle must be symmetric with ON/OFF time equal to the sensed dump-time t_d



STNRG Example VII - hardware


25

- Creating a PWM signal as a function of two comparators
- PWM5 variable frequency to get an analog output voltage between CPP2 and CPP3 references



STLUX Example VII - firmware

26



STLUX Example VII - firmware

27



New Open Close Save Options fullscreen Help



STNRG388A Scheme SMED Configuration State Machine ADC Register View Board View

SMED 2 SMED 3 SMED 5

Interrupt Settings
Dithering Settings
Time Stamp Settings

FSM Counter Overflow Interrupt

Wait max: CP2 - Not latched

Enable

Interrupt

Wait min: CP3

Enable


Interrupt

InSign2: CP1

Enable

Interrupt

SMED 5 - Single





From	1 ▲	To	2 ▲	Trigger transition condition	PWM on exit	Counter reset
Idle		ON Time	Start		<input type="checkbox"/>	<input checked="" type="checkbox"/>
ON Time		OFF Time	600 μs or Wait max		<input type="checkbox"/>	<input checked="" type="checkbox"/>
OFF Time		S2	592 μs or Wait min		<input type="checkbox"/>	<input checked="" type="checkbox"/>
S2		ON Time	600 μs		<input type="checkbox"/>	<input checked="" type="checkbox"/>

Interrupt on event


STLUX Example VII - firmware

28



STLUX Example VII - waveforms

29



STNRG Example VII - firmware

30

- On the main:
 - Initialize CLK, PLL, SMED, DAC, CPP, HYST
 - Start the SMED5, then wait for interrupt
 - Start the SMED2 and SMED3
 - HALT the STM8 processor
- In the SMED5 InSig1 (WaitMin) Input interrupt:
 - DUMP time t_d
 - Set SMED2 time $t_0 = t_1 = t_d$
 - Set SMED3 time $t_0 = t_1 = t_d$
 - Validate SMED2 time t_0 and t_1
 - Validate SMED3 time t_0 and t_1
- Necessary to compile and download using SWIM interfaces

**Thank you
very much
for your attention**