# Project 1 Design Doc

Stern Huang (sh972) & Colin Huang (ch645) March 27, 2014

# 1 Introduction

This is a design document for the **Project 2: Fully Pipelined MIPS** of CS 3410 (Spring 2014). In it, we will be describing our mini processor is implemented. This document is intended for the instructors of CS 3410 to read and and better understand how our circuits work.

## 2 Overview




Figure 1: Pipeline

Creating the processor will consist of implementing 5 major pieces:

- 1. **Pipeline Structure**: The implementation of a pipeline (Figure 1) requires the use of a clock as well as several registers to move data between different sections of the pipeline. We will refer to these as "**Isolators**" (Figure 2), as they isolate the various stages. Pipelining will be further explained in **Section 2.1**.
- 2. **Decoding**: We must decode an instruction given by the Program ROM. This will tell the the register and the memory when to write, and the ALU what operation to perform. Various other bits will be outputted as well, which will be further explained in **Section 4**.
- 3. Execution: The instructions that must be implemented are far more complicated than what a simple ALU is capable of. In order to carry out those instructions, we will create a larger Execute circuit, in which we use the ALU to perform specific operations. The Execute circuit will be further explained in Section 5.
- 4. **Memory and Writeback**: After Execution, we will have to direct the computed value to where it needs to be used. This is usually the Memory or Writeback stage, but is also sometimes the Fetch stage. The Memory and Writeback implementation will be futher explained in **Section 6 and 7**.
- 5. **Testing**: In order to test the functionality of our processor, we will write a program using the MIPS language and input it into the ROM. If the result is the expected result, we can conclude that our implementation of the processor is correct.




Figure 2: Execute-Memory Isolator

## 2.1 Circuit Diagram




Figure 3: MIPS32 Circuit

The processor pipeline consists of 5 parts: **Instruction Fetch**, **Decode**, **Execute**, **Memory**, and **Writeback**. The clock on the far left determines when the data from one stage is transmitted to the next. This is done by the use of what we call **isolators**, which are simply a collections of registers that update on the rising edge of the clock.

# 3 The Fetch Stage

The Fetch Stage is where the program instruction is extracted from the ROM.

### 3.1 Circuit Diagram

The Fetch stage has three main components: the MIPS Program ROM, the Incrementer and the Branching Circuit. The MIPS Program ROM outputs 32-bit instruction codes depending on the inputted program counter (PC) to the isolator on the right.

The starting value of PC for any program is 0. Each subsequent instruction has PC 4 greater than that of the previous instruction. The incrementer will add 4 to the PC and store the result into the adjacent register on each clock tick. The register, however, is disabled when we must stall because of loading.

The branching circuit will usually output PC+4, as given by the incrementer. While branching, however, we it will instead output the jump or branch address.

The PC and the instruction code will be stored in the isolator to be used in the Decode stage.




Figure 4: Fetch

#### 3.1.1 Submodule A: Incrementer

Figure 5 on the right is the Incrementer. We simply take the bits 2 through 32 and increase the value by 1. After appending back on the two least significant bits, we essentially have added 4 to the PC.




Figure 5: Incrementer

#### 3.1.2 Submodule B: Branch Circuit

Figure 6 is the branching circuit. It takes the inputs

#### 3.2 Correctness Constraints

The functional requirements for the circuit is as follows:

• The MIPS Program Rom is correctly implemented, and has a valid Program inputted. In other words, the ROM must take a 32 bit Program Counter input, and output a 32 bit instruction code.

While not every MIPS instruction has been implemented, it will not change the functionality of the fetch stage.




Figure 6: Branching Circuit

#### 3.3 Testing

In order to verify the functional correctness of this module, we simply load a text file with MIPS instructions into the Program

ROM and turn on the clock. We expect the value of **PC** to increase by 4 every clock tick. We should also observe the instructions slowly scrolling through in the ROM.

#### 4 Instruction Decode

Instruction Decode is where the 32 bit instruction is read and decoded. Here we will figure out exactly the instruction is going to do, determining key values such as write enable and select bits of multiplexors to be used in later parts of the pipeline.

# 4.1 Circuit Diagram

The decode circuit takes the PC and instruction code from
the Fetch-Decode Isolator. The instruction code is then used to compute numerous




Figure 6: Decode

The decode circuit consists of 3 main components:

- 1. In the **splitter**, the instruction code is broken into more useful pieces.
- 2. The **register** uses two of the register addresses from the splitter, reads out of those registers, and inputs them into the next isolator.
- 3. The **decode** unit takes the first and last 6 bits of the instruction code, and computes various values necessary for execution, and passes them to the next isolator.

As seen in the diagram, there are still minor circuits. I will briefly explain what each one does:

- The MUX will determine which register we will write back to. In R-type instructions, the write-back register address is located in bits 11 to 15. However, in I type instructions, the write-back register address is located in bits 16-20. This MUX will choose between the two.
- The circuit directly under the MUX bit extends the 16-bit immediate value for I type instructions to the desired 32-bit value. The method of extension is determined by the decode unit.
- The circuit to the bottom right of the extender determines the shift amount that will be used in execute. The shift amount can either be bits 6 to 10 of the instruction code or the least significant 5 digits of a register.

#### 4.1.1 Submodule A: Splitter

Here, we can see the splitter break up the instruction code into several more useful pieces. Bits 0 to 15 make up the **immediate code**, which will be used in I type instructions. These 16 bits are then split into **function code**, **shift amount**, and **rd** which will be used in R type instructions. We will also have **Op** (bits 26 to 31) to determine the operation, and **rt** (bits 16 to 20) and **rs** (bits 21 to 25), the register addresses to be used.




Figure 7: Split

#### 4.1.2 Submodule B: Decode

The following table shows the desired outputs of each instruction:

	ALU	MUX 1	MUX 2	Write	Write	Shift		
Instruction	code	(Execute)	(Writeback)	Enable 1	Enable 2	Selector	Signed	Extend
ADDIU	001x	1	0	1	0			10
ANDI	1000	1	0	1	0			00
ORI	1010	1	0	1	0			00
XORI	1100	1	0	1	0			00
SLTI	1111	1	0	1	0		1	10
SLTIU	1111	1	0	1	0		0	10
ADDU	001x	0	0	1	0			
SUBU	011x	0	0	1	0			
AND	1000	0	0	1	0			
OR	1010	0	0	1	0			
XOR	1100	0	0	1	0			
NOR	1110	0	0	1	0			
SLT	1111	0	0	1	0		1	
SLTU	1111	0	0	1	0		0	
MOVN	1011	0	0	1	0			
MOVZ	1001	0	0	1	0			
SLL	000x	0	0	1	0	0		
SRL	0100	0	0	1	0	0		
SRA	0101	0	0	1	0	0		
SLLV	000x	0	0	1	0	1		
SRLV	0100	0	0	1	0	1		
SRAV	0101	0	0	1	0	1		
LUI	001x	1	0	1	0			01
J	XXXX	1	0	0	0			x1
JR	xxxx	0	0	0	0			
JAL	XXXX	1	0	1	0			x1
JALR	XXXX	0	0	1	0			
BEQ	001x	1	0	0	0			10
BNE	001x	1	0	0	0			10
BLEZ	001x	1	0	0	0			10
BGTZ	001x	1	0	0	0			10
BLTZ	001x	1	0	0	0			10
BGEZ	001x	1	0	0	0			10
LW	001X	1	1	0	1			10
LB	001X	1	1	0	1			10
LBU	001X	1	0	0	0			10
SW	001X	1	0	0	0			10
SB	001X	1	0	0	0			10

For the following table, the values for Instructions of Project 1 are all set to 0.

	Load/Store	Jump/Branch		Comp		
Instruction	$\mathbf{Byte}$	Enable	Link	Code	Branch	R Jump
J	0	1	0	000	0	0
JR	0	1	0	000	0	1
JAL	0	1	1	000	0	0
JALR	0	1	1	000	0	1
BEQ	0	1	0	010	1	0
BNE	0	1	0	011	1	0
BLEZ	0	1	0	100	1	0
BGTZ	0	1	0	111	1	0
BLTZ	0	1	0	101	1	0
BGEZ	0	1	0	110	1	0
LW	0	0	0	000	0	0
LB	1	0	0	000	0	0
LBU	1	0	0	000	0	0
SW	0	0	0	000	0	0
SB	1	0	0	000	0	0

Any x's or missing fields mean that there is no preference between 0's and 1's. Notable variables include:

- 1. MUX 1: This MUX select bit determines whether or not we are using an immediate value within Execute.
- 2. MUX 2: This MUX select bit determines whether we are writing to the register from the ALU or from Memory.
- 3. Write Enable 1: This determines whether or not we are writing to the register.
- 4. Write Enable 2: This determines whether or not we are writing to Memory.
- 5. **Shift Selector**: This bit determines whether the shift amount is from a register or from the 32 bit instruction code. (1 for register, 0 for instruction code)
- 6. **Signed**: This bit determines whether the Less Than comparison considers the integers as signed or unsigned. (1 for signed, 0 for unsigned)
- 7. **Extend**: This two bit code determines how the immediate value will be extended. Bit 1 determines whether we or sign extending or zero extending on the left. Then, bit 0 determines whether or not we must shifting the extended *immediate* by 16 digits.

Figure 8 shows the Decode subcircuit. This is done in two major parts:

- 1. For I and J type instructions, the operation is decided just by **opcode** (bits 26 to 31). Combinational analysis is then used on these 6 bits to determine output values.
- 2. For **R** type instructions, opcode will be 000000, and the operation will be determined function code (bits 0 to 5). Once again, we use combinational analysis to determine outputs.

The XNOR gate in the circuit determines whether the instruction is R type or I/J type. The resulting bit is then used as the select bit for the multiplexors at the end. Because R type instructions have no immediate value, we simply output the value for **Extend** from the I and J type combinational analysis circuit.

#### 4.2 Correctness Constraints

The functional requirements for this circuit are as follows:

The operation desired must be within this project's scope. The implemented instructions are: ADDIU, ANDI, ORI, XORI, SLTI, SLTIU, ADDU, SUBU, AND, OR, XOR, NOR, SLT, SLTU, MOVN, MOVZ, SLL, SRL, SRA, SLLV, SRLV, SRAV, and LUI.




Figure 8: Decode (subcircuit)

• While it is not used yet, the value of **PC** must be a multiple of 4. This is vital when implementing jumps and branches in the future.

#### 4.3 Testing

To verify the functional correctness of this module, we can simply input 32 bit instruction codes, and check if our outputs are as expected. However, there are far too many possible combinations of 32 bit codes to test. Thus, it is more optimal for us to check if each subcircuit is correctly implemented.

The subcircuit **Split** is trivial, as it does not involve any logic gates.

The subcircuit **Decode** can be checked by manually inputting each implemented function's **opcode** and/or **function code**, and seeing if the outputs are consistent with the ones on the table.

#### 5 Execute

The Execute stage is where most of the computation within an instruction occurs.

#### 5.1 Circuit Diagram

Our Execute stage is all condensed into a big Execute subcircuit, that does the computing, (with additional lower level circuits within the subcircuit) and a smaller subcircuit that aids in stalling. The Execute subcircuit gets its inputs mainly from the ID/EX registers but also from the EX/MEM and MEM/WB registers for use in the forwarding unit. The four outputs of the subcircuit is the main output C, the Write Enable for the Register File (which is conditional in the MOV instructions), a Jump variable, indicating whether or not we branch, and an output for Store functions.

The Execute subcircuit has many subcircuits of its own. For each of the main inputs, A and B, with respective register addresses rs and rt, there is a forwarding unit that resolves data hazard issues that are present in this Mini-Mips processor. There is a multiplexor for B that chooses between B and the immediate. There are special sections that implement commands whose outputs do not come from the ALU. These commands include SLT, SLTI, SLTIU, and SLTU; MOVZ and MOVN; jumps and branches; and SW and SB.




Figure 9: Execute




Figure 10:

Execute (Refer to this diagram for many of the subcomponents)

#### 5.1.1 General Purpose ALU

The ALU (1.3) provides us the output for many of the simpler commands, and also provides us some intermediate outputs for the more specialized commands. Inputs A and B are determined by the specified command, but here we take them as given. We get the Op Code for the ALU as an input (1.1), and the SA is determined in a subcircuit (1.2), depending on whether or not the shift command was variable.

#### 5.1.2 Forwarding Unit

This part of the circuit compares the register address (rs) of a main input (Out0) with the write destinations of the instruction in the next stage (rd1) and the stage after that (rd2). Out1 and Out2 are to be written in those destinations respectively. The write enable bits from those stages need to be included as well. The Forwarding Unit takes these 8 inputs and chooses one of the 3 32-bit outputs Out0, Out1, Out2. Figure 11 shows the layout of the Forwarding Unit and its inputs in the Execute circuit.




Figure 11: Forward




Figure 12: Forward (subcircuit)

The Forwarding Unit compares the register addresses using an XOR and a NOR gate, to get a multiplexor selector, that is, if the register addresses are equal, we get 1, and otherwise 0. This is ANDed with a write enable bit. This is done for each rs and rd1, and rs and rd2. We first choose between Out0 and Out2 by comparing rs and rd2, then the selected and Out1 by comparing rs and rd1. This process automatically gives Out1 higher priority than Out2; if all of rs, rd1, and rd2 are equal, Out1 will be chosen over Out2.

# 5.1.3 Immediate MUX This small section of the Execute circuit just chooses between Immediate and the second main input B. The Immediate is already bit extended to 32 bits, and our Decoder gives us a multiplexor selector bit ImmMux that we use here. 5.1.4 Special Command Determination O00000000 Immediate O00000000 O0000000 Immediate O00000000 Immediate O00000000 Figure 13: Immediate MUX




Figure 14: Special Commands

These 2 and gates explictly look for certain ALU Op codes. The Op code 1111 identifies the command as one of the SLT commands while the Op code 1x01 identifies the command as MOVN or MOVZ. We use these bits specially for executing these commands correctly in other parts of the circuit.

#### 5.1.5 Outputs

The output C out is by default rooted from the output C from the ALU. However, there are 2 multiplexors, M1 and M2, that select for the final output of the subcircuit. M1 corresponds to the commands MOVN and MOVZ; that is, if the ALU Op code is 1x01, the output will be the first main input A (after




Figure 15: Execute Outputs

corrected by the forwarding unit) instead of the output C from the ALU. M3 corresponds to the commands SLT, SLTI, SLTU, SLTIU; that is, if the ALU Op code is 1111, the output will be determined in the section labeled SLT in the figure.

- SLT: We use two comparators to do the SLT commands. For SLTU and SLTIU, we use the upper unsigned comparator, and for SLT and SLTI, we use the lower 2's complement comparator. We choose between the two outputs at multiplexor Y with a bit indicating whether the comparison is signed or not, Signed. Then the 1 bit output is sign extended to 32 bits.
- X: For the MOVN and MOVZ commands, we are comparing B against 0 instead of A. The lower input to the AND gate labeled X is just the original input coming from the Forwarding Unit. The upper input to X is either 32-bits of all 0's if the ALU Op code is 1x01 or all 1's otherwise. The wire leading out of X is therefore all 0's if the command is MOVN or MOVZ, and the original input otherwise.

#### 5.1.6 Write Enable for MOV

The final piece of the circuit deals with the MOVN and MOVZ commands. Since these two only write based on the given condition, we modify the write enable (WE in) if the condition was not met and the command was MOVN or MOVZ to begin with. In our implementation, the lower lead in to the NAND gate is the truth value of the condition, coming from the ALU (negated), and the upper lead in indicates whether or not the command is MOVN or MOVZ. As such, the output of the NAND gate is true if either the command is not MOVx, or if the condition was true.




Figure 16: Write Enable

#### 5.2 Correctness Constraints

The functional requirements for this circuit are as follows:

- The correctness of this module depends on the correctness of the inputs that are decoded in the Instruction Decode stage. Therefore, one functional requirement is that the inputs are consistent with the MIPS command given. For instance, WE in (write enable) must be 1 if the command ultimately writes back to the Register File.
- The module takes inputs from the Memory and Write Back Stages. Therefore, these stages need to be implemented correctly in order for this stage to be correct.
- The execute subcircuit in this implementation is only correct for the instructions in Table A, and pseudo correct (set as NOPs) for the instructions in Table B. Only these instructions can be given in the Instruction Fetch Stage.

#### 5.3 Testing

A large portion of the instructions depend on the correctness of the ALU circuit. Since that is given to us, we assume its correctness. For those instructions, computation is given correct, so we only have to test one case for each, that is, if one case gives us the correct nontrivial output (like 0 or something that could have been an accident), then the data path was correct and all inputs for that instruction should give us a correct output.

There are 6 functions that are not computed using the ALU: SLT, SLTU, SLTI, SLTIU, MOVN, and MOVZ. For these, we need to check an encompassing set of cases. Since all of these instructions involve a conditional, we check the cases for the conditionals, namely less than, greater than, and equal.

Lastly, we need to test the forwarding unit. We need to test for EX/MEM  $\rightarrow$  EX forwarding and MEM/WB  $\rightarrow$  EX forwarding. We test with multiple cases to be safe.

# 6 Memory

The Memory Stage is not implemented for this Mini-MIPS project. However we do include a write enable bit and a multiplexor selector bit for the Memory. Aside from that, this stage is empty and only serves as a placeholder for Project 2. It also adds an extra clock cycle to the latency of the processor, though the throughput remains essentially the same. Data from this stage is also forwarded to the Execute Stage.

Testing is unnecessary as long as the multiplexor selector bit isn't on when it isn't supposed to be.

## 7 Writeback

The Writeback Stage only has one core functionality which is to store a value in a register if the write enable is 1. The only piece of circuit that isn't wiring in this Stage is the given Register File, so as long as our inputs are correct, there is no need to test this stage.

# 8 Summary

The design of **Project 1: Pipelined Mini-MIPS** consisted mainly of implementing the Decode and Execute stages and making the isolators to separate each section of the pipeline.

In order to implement all of the operations required, we have to differentiate each one. We do this by creating more variables to pass through decode (in addition to the universally required variables such as **Write Enable**). For instance, because we have both signed comparison as well as unsigned comparison, the value **Signed** was created to differentiate the two. That value is passed into the Execute stage, which is then used as the select bit of a multiplexor.

After having all of the information required, we can begin executing the instruction. Since functionality of the the supplied ALU does not cover every operation, we have to add more pieces to our Execute stage. These pieces include a forwarding unit, comparators, and multiplexors for special outputs.

Once the Decode and Execute circuits have been created, the rest of the project was trivial. Isolators we created cleanly separate the different parts of the pipeline. The Instruction Fetch, Memory, and Writeback stages are all fairly simple, mostly consisting of connecting dots.

The skeleton of the pipeline has been created in this project. This will make Project 2, where Branches and Memory are introduced, much simpler. We will simply add to what is already there to make a more advanced processor.