

DESCRIPTION AND ANALYSIS OF GATE NETWORKS

- GATE NETWORKS: DEFINITION
- SETS OF GATES: (AND OR NOT), NAND NOR XOR
- ANALYSIS AND DESCRIPTION OF GATE NETWORKS




Figure 4.1: HIERARCHICAL IMPLEMENTATION OF A MODULE

GATE NETWORKS






Figure 4.2: A GATE NETWORK

- GATES
- EXTERNAL INPUTS AND OUTPUTS
- CONNECTIONS


GATE NETWORKS (cont.)




(a)



(b)



(c)



(d)

Figure 4.3: a) ILLEGAL NETWORK CONNECTION. b) ACCEPTABLE OUTPUT LOAD. c) LOOP-FREE NETWORK. d) LOOP NETWORK

DESCRIPTION OF GATE NETWORKS

- LOGIC DIAGRAM (GRAPHICAL REPRESENTATION)
- NET LIST (TABULAR REPRESENTATION)
- HDL DESCRIPTION (PROGRAM)




Figure 4.4: a) GRAPHICAL REPRESENTATION (LOGIC DIAGRAM)

Gate	Type	Inputs	Output
A	AND – 2	A_1	A_3
		A_2	
B	AND – 3	B_1	B_4
		B_2	
		B_3	
C	OR – 2	C_1	C_3
		C_2	

From	To
x_3	A_1
x_2	A_2
x_2	B_1
x_1	B_2
x_0	B_3
A_3	C_1
B_4	C_2
C_3	z

Gates

(b)

$A_3 \leq x_3 \text{ and } x_2;$
 $B_4 \leq x_2 \text{ and } x_1 \text{ and } x_0;$
 $C_3 \leq A_3 \text{ or } B_4;$
 $z \leq C_3;$

Connections

(c)

CHARACTERIZATION OF A GATE NETWORK

- FUNCTIONAL SPECIFICATION
- INPUT LOAD FACTORS OF THE NETWORK INPUTS;
- FAN-OUT FACTOR OF THE NETWORK OUTPUTS (ONLY FOR SOME TECHNOLOGIES); AND
- PROPAGATION DELAYS THROUGH THE NETWORK

UNIVERSAL SETS OF GATES

- Set {AND,OR,NOT}

$$z = (((x_0 + x_1)x_2)' + x_2x_3 + x_4)'$$




Figure 4.4: CORRESPONDENCE AMONG SWITCHING EXPRESSION AND AND-OR-NOT NETWORK

UNIVERSAL SETS OF GATES (cont.)

- Sets {AND,NOT} and {OR,NOT}

$$x_{n-1} + x_{n-2} + \dots x_i + \dots x_0 = (x'_{n-1} x'_{n-2} \dots x'_i \dots x'_0)'$$




Figure 4.5: AND-NOT IMPLEMENTATION OF AN OR GATE

UNIVERSAL SETS OF GATES (cont.)

- Sets $\{\text{NAND}\}$ and $\{\text{NOR}\}$

$$x' = (xx)'$$

$$\text{NOT}(x) = \text{NAND}(x, x)$$

$$x_1x_0 = ((x_1x_0)')' = ((x_1x_0)'(x_1x_0)')'$$

$$\text{AND}(x_1, x_0) = \text{NAND}(\text{NAND}(x_1, x_0), \text{NAND}(x_1, x_0))$$

UNIVERSAL SETS OF GATES (cont.)




Figure 4.6: IMPLEMENTATIONS WITH NAND GATES: a) NOT; b) AND

EXAMPLE : SHOW THAT $*$, DEFINED AS


$$x * y = x' y, \text{ IS UNIVERSAL}$$

ASSUMING " 1 " IS AVAILABLE


NOTE: $*$ IS NOT COMMUTATIVE, I.E., $x * y \neq y * x$

TO SHOW THAT $\{*, 1\}$ IS UNIVERSAL, SHOW HOW
TO OBTAIN NOT AND AND. $\{\text{AND}, \text{NOT}\}$ IS UNIVERSAL

NOT: $x' = x \cdot 1 = x * 1$




AND: $x \cdot y = (x')' \cdot y = x' * y = (x * 1) * y$




SINCE $\{\text{AND}, \text{NOT}\}$ IS UNIVERSAL,
 $\{*, 1\}$ IS UNIVERSAL

MIXED-LOGIC NOTATION




$$z = (x_{n-1} \dots x_1 x_0)',$$




$$z = x'_{n-1} + \dots + x'_1 + x'_0,$$

(a)



$$z = (x_{n-1} + \dots + x_1 + x_0)',$$



$$z = x'_{n-1} \dots x'_1 x'_0$$




(b)

Figure 4.7: MIXED-LOGIC NOTATION: a) NAND GATE b) NOR GATE


— ANY SF HAS A SUM OF PRODUCTS EXPRESSION

EXAMPLE: $f(x_2, x_1, x_0) = x_2x_1' + x_2'x_1x_0 + x_1'x_0'$

AND-OR NETWORK




NAND NETWORK




MIXED-LOGIC
NOTATION


COMPLEX GATE STRUCTURES



(a)



AND-NOR



OR-NAND

(b)

Figure 4.8: ADDITIONAL GATES IN CMOS a) XOR and XNOR, b) COMPLEX GATE STRUCTURES: AND-OR and OR-AND

XOR - A MOST INTERESTING GATE

$$x_1 \oplus x_0 = x'_1 x_0 + x_1 x'_0 = (x_1 + x_0) \bmod 2$$

↑ ADDIT. SUM

SOME PROPERTIES:

(1) IF $x \oplus y = 0$ THEN $x = y \Rightarrow$ [CAN BE USED TO CHECK IF TWO BIT-VECTORS ARE THE SAME]

(2) IF $x \oplus y = z \oplus y$ THEN $x = z$

(3) $x' \oplus y = (x \oplus y)' = x \odot y$ (EQUIVALENCE)

(4) $x \oplus y = x' \oplus y'$

(5) $x \oplus y = y \oplus x$; $x \oplus y \oplus z = (x \oplus y) \oplus z = x \oplus (y \oplus z)$ [COMMUTATIVITY, ASSOCIATIVITY]


(6) $x \oplus 0 = x$; $x \oplus 1 = x'$; $x \oplus x = 0$; $x \oplus x \oplus x = x$

(7) $\underbrace{x \oplus x \oplus \dots \oplus x}_{k \text{ TIMES}} = \begin{cases} 0 & \text{IF } k \text{ IS EVEN} \\ x & \text{IF } k \text{ IS ODD} \end{cases}$


(8) $x_{n-1} \oplus x_{n-2} \oplus \dots \oplus x_0 = \begin{cases} 0 & \text{IF } \#(x_i = 1) \text{ IS EVEN} \\ 1 & \text{IF } \#(x_i = 1) \text{ IS ODD} \end{cases}$

PROBLEM: DESIGN A GATE NETWORK

TO IMPLEMENT C SO THAT



THERE ARE NO
WIRE CROSSOVERS




PARITY GENERATORS & DETECTORS



$$P(\underline{x}) = \begin{cases} 0 & \text{IF } \#(x_i=1) \text{ IS EVEN} \\ 1 & \text{IF } \#(x_i=1) \text{ IS ODD} \end{cases}$$

EXAMPLE: $\underline{x} = (x_5, x_4, x_3, x_2, x_1, x_0)$

$$P(\underline{x}) = x_5 \oplus x_4 \oplus x_3 \oplus x_2 \oplus x_1 \oplus x_0$$



PARITY CHECKING: DETECTS ODD NUMBER OF BIT ERRORS



ANALYSIS OF GATE NETWORKS

- FUNCTIONAL ANALYSIS:

1. OBTAIN I/O SWITCHING EXPRESSIONS
2. OBTAIN A TABULAR REPRESENTATION OF THE (BINARY) FUNCTION (IF FEW VARIABLES)
3. DEFINE HIGH-LEVEL INPUT AND OUTPUT VARIABLES;
USE CODES TO RELATE THESE VARIABLES WITH THE
BIT-VECTORS
4. OBTAIN A HIGH-LEVEL SPECIFICATION OF THE SYSTEM 

- NETWORK CHARACTERISTICS:

INPUT LOAD FACTORS, FAN-OUT FACTORS, AND DELAYS

OBTAIN SWITCHING EXPRESSIONS

- ASSIGN NAMES TO EACH CONNECTION IN THE NETWORK
- WRITE SWITCHING EXPRESSIONS FOR EACH GATE OUTPUT
- SUBSTITUTE ALL INTERNAL NAMES TO OBTAIN EXTERNAL OUTPUTS IN TERMS OF EXTERNAL INPUTS

Example




Figure 4.9: GATE NETWORK FOR ANALYSIS



EXAMPLE (cont.)

OUTPUT EXPRESSIONS:

$$\begin{aligned}
 z_0 &= T_2 + T_3 \\
 &= x'_0 x'_1 x_2 + x_0 T_1 \\
 &= x'_0 x'_1 x_2 + x_0 (x'_2 + x_3) \\
 &= x'_0 x'_1 x_2 + x_0 x'_2 + x_0 x_3
 \end{aligned}$$

$$\begin{aligned}
 z_1 &= T_5 + T_6 \\
 &= x_1 x_2 x_3 + T'_4 \\
 &= x_1 x_2 x_3 + (T_1 x'_0 x_1)' \\
 &= x_1 x_2 x_3 + T'_1 + x_0 + x'_1 \\
 &= x_1 x_2 x_3 + x_2 x'_3 + x_0 + x'_1
 \end{aligned}$$

REDUCED EXPRESSIONS:

$$\begin{aligned}z_0 &= x'_0x'_1x_2 + x_0x'_2 + x_0x_3 \quad (\text{no reduction possible}) \\z_1 &= x_0 + x'_1 + x_2\end{aligned}$$

HIERARCHICAL APPROACH



- DECOMPOSE THE NETWORK INTO SUBNETWORKS (MODULES)
- ANALYZE EACH SUBNETWORK SEPARATELY
- USE SUBSTITUTION TO OBTAIN THE NETWORK FUNCTION




Figure 4.10: NETWORK FOR HIERARCHICAL ANALYSIS

EXAMPLE cont.

VERIFY THAT THE NETWORK SATISFIES THE SPECIFICATION:

Inputs: $x, y, w \in \{0, 1, \dots, 7\}$

Output: $z \in \{0, 1, \dots, 7\}$

Function:
$$z = \begin{cases} (y + 1) \bmod 8 & \text{if } x \neq 0 \\ (w + 1) \bmod 8 & \text{if } x = 0 \end{cases}$$

- SUBNETWORKS

M_1 :

$$t = x_2 + x_1 + x_0$$

$$t = \begin{cases} 1 & \text{if } x \neq 0 \\ 0 & \text{otherwise} \end{cases}$$

M_2 :

$$v_i = y_i t + w_i t' \quad (i = 0, 1, 2)$$

$$\underline{v} = \begin{cases} \underline{y} & \text{if } t = 1 \\ \underline{w} & \text{if } t = 0 \end{cases}$$

$$v = \begin{cases} y & \text{if } t = 1 \\ w & \text{if } t = 0 \end{cases}$$

M_3 :

$$z_2 = v'_2 v_1 v_0 + v_2 v'_1 + v_2 v'_0$$

$$z_1 = v_1 v'_0 + v'_1 v_0$$

$$z_0 = v'_0$$

EXAMPLE (cont.)

- HIGH-LEVEL SPECIFICATION:

v_2	v_1	v_0	z_2	z_1	z_0	v	z
0	0	0	0	0	1	0	1
0	0	1	0	1	0	1	2
0	1	0	0	1	1	2	3
0	1	1	1	0	0	3	4
1	0	0	1	0	1	4	5
1	0	1	1	1	0	5	6
1	1	0	1	1	1	6	7
1	1	1	0	0	0	7	0

FROM TABLE, WE GET

$$z = (v + 1) \bmod 8$$


SECOND LEVEL OF ANALYSIS:

$$z = \begin{cases} (y + 1) \bmod 8 & \text{if } x \neq 0 \\ (w + 1) \bmod 8 & \text{if } x = 0 \end{cases}$$

THIS CORRESPONDS TO THE ORIGINAL SPECIFICATION
OF THE FUNCTION

ANALYSIS OF NETWORKS WITH NAND & NOR


STANDARD WAY:




$$z = (a \cdot (bc)')' = a' + bc$$

NAND
NETWORK


WITH MIXED NOTATION:



NOR
NETWORK



$$\begin{aligned} z &= ((a+b)' + (c+d)')' \\ &= (a+b)(c+d) \end{aligned}$$



$$z = (a+b)(c+d)$$

EFFICIENT ANALYSIS APPROACH

FOR MULTILEVEL NAND (NOR) NETWORKS

ANALYSIS OF NETWORKS WITH NOT, NAND and NOR

25





Figure 4.11: a) NAND NETWORK; b) NETWORK REDRAWN IN MIXED-LOGIC NOTATION



DIRECT APPROACH:

$$\begin{aligned}
 z &= (x_5 a)' \\
 &= (x_5 (b c)')' \\
 &= (x_5 ((x_4' x_3)' (x_2 d)')')' \\
 &= (x_5 ((x_4' x_3)' (x_2 (x_1 x_0')')')')' \\
 &= (x_5 (x_4' x_3 + x_2 (x_1 + x_0)))' \\
 &= x_5' + (x_4' x_3)' (x_2 (x_1 + x_0))' \\
 &= x_5' + (x_4 + x_3')(x_2' + x_1 x_0') \\
 &= x_5' + x_4 x_2' + x_4 x_1 x_0' + x_3' x_2' + x_1 x_0' x_3'
 \end{aligned}$$


→ INSANITY AND THIS WAS
A SMALL NETWORK

→ GO MIXED LOGIC!


ANALYSIS (cont.)

- USE MIXED-LOGIC TRANSFORMATIONS


$$\begin{aligned}z &= x'_5 + (x_4 + x'_3)(x'_2 + x_1x'_0) \\&= x'_5 + x_4x'_2 + x_3x'_2 + x_4x_1x'_0 + x'_3x_1x'_0\end{aligned}$$



(a)



(b)



(c)

ANALYSIS (cont.)

$$\begin{aligned}z &= ((x_2 + x'_1)(x'_2 + x_1) + x_0)(x'_2 + x'_1 + x'_0) \\&= (x_2 + x'_1 + x_0)(x'_2 + x_1 + x_0)(x'_2 + x'_1 + x'_0) \\&= (x_2x_1 + x'_2x'_1 + x_0)(x'_2 + x'_1 + x_0) \\&= x'_2x'_1 + x_0\end{aligned}$$

ANALYSIS OF CHARACTERISTICS

- LOAD FACTOR OF A NETWORK INPUT
- FAN-OUT FACTOR OF A NETWORK OUTPUT
- SIZE OF THE NETWORK
- NETWORK (PROPAGATION) DELAY
- NUMBER OF LEVELS OF A NETWORK
- DYNAMIC CHARACTERISTICS

Table 4.3: Characteristics of a family of CMOS gates (partial)

Gate type	Fan-in	Propagation delays		Load factor [standard loads]	Size [equiv. gates]
		t_{pLH} [ns]	t_{pHL} [ns]		
AND	2	$0.15 + 0.037L$	$0.16 + 0.017L$	1.0	2
AND	3	$0.20 + 0.038L$	$0.18 + 0.018L$	1.0	2
OR	2	$0.12 + 0.037L$	$0.20 + 0.019L$	1.0	2
OR	3	$0.12 + 0.038L$	$0.34 + 0.022L$	1.0	2
NOT	1	$0.02 + 0.038L$	$0.05 + 0.017L$	1.0	1




Figure 4.13: NETWORK FOR HIERARCHICAL ANALYSIS

EXAMPLE (cont.)

TYPES OF GATES USED: 2-input AND, 3-input AND, etc.

LOAD FACTORS: NETWORK INPUTS: 1; GATE INPUTS: 1

FANOUT FACTORS: $F = 12$ (assumed)

$$F(z_2) = F(z_1) = 12, \quad F(z_0) = 12 - 2 = 10$$

NETWORK SIZE : 38 [equiv. gates] 21 [actual]

NUMBER OF LEVELS: 7

DELAY ANALYSIS

REQUIRED CHANGES IN INPUTS

TO CAUSE $(0 \rightarrow 1) (1 \rightarrow 0)$ IN OUTPUT
 $L \rightarrow H \quad H \rightarrow L$




$$0 \rightarrow 1 \Rightarrow 1 \rightarrow 0$$




$$0 \rightarrow 1 \Rightarrow 0 \rightarrow 1$$

$$1 \rightarrow 0 \Rightarrow 1 \rightarrow 0$$



$$0 \rightarrow 1 \quad 0 \rightarrow 1$$

$$1 \rightarrow 0 \quad 1 \rightarrow 0$$




$$x \oplus 0 = x$$



$$0 \rightarrow 1 \quad 1 \rightarrow 0$$

$$1 \rightarrow 0 \quad 0 \rightarrow 1$$




$$x \oplus 1 = x'$$



* PROCEDURE TO DETERMINE DELAY OF A PATH

E.G. $T_{PLH}(x_1, z_2)$ (FIG. 4.13)

1. IDENTIFY THE PATH TO ANALYZE



2. SET OTHER GATE INPUTS NOT TO BLOCK TRANSITIONS

3. STARTING FROM THE DESIRED CHANGE OF THE PATH OUTPUT DETERMINE PRECEDING CHANGES

O1	N1	A2	O2	N2	A9	O5
↑	↓	↓	↓	↑	↑	↑

4. DETERMINE INDIVIDUAL PROPAGATION DELAYS

GATE	ID	L	t_{PLH}	t_{PHL}
OR3	O1	4	$0.12 + 0.038 \times 4 = 0.27 \mu s$	$0.34 + 0.022 \times 4 = 0.43 \mu s$

5. ADD THEM UP

$$t_{PLH}(x_1, z_2) = t_{PLH}(O1) + t_{PHL}(N1) + t_{PHL}(A2) + t_{PHL}(O2) + t_{PLH}(N2) \\ + t_{PLH}(A9) + t_{PLH}(O5) = 1.23 + 0.038L \text{ [ns]}$$

NETWORK DELAY Example of path delay calculation:

$$O_1 \rightarrow N_1 \rightarrow A_2 \rightarrow O_2 \rightarrow N_2 \rightarrow A_9 \rightarrow O_5$$

$$\begin{aligned} T_{pLH}(x_1, z_2) &= t_{pLH}(O_1) + t_{pHL}(N_1) + t_{pHL}(A_2) + t_{pHL}(O_2) \\ &\quad + t_{pLH}(N_2) + t_{pLH}(A_9) + t_{pLH}(O_5) \end{aligned}$$

$$\begin{aligned} T_{pHL}(x_1, z_2) &= t_{pHL}(O_1) + t_{pLH}(N_1) + t_{pLH}(A_2) + t_{pLH}(O_2) \\ &\quad + t_{pHL}(N_2) + t_{pHL}(A_9) + t_{pHL}(O_5) \end{aligned}$$

Gate	Identifier	Output load	t_{pLH} [ns]	t_{pHL} [ns]
OR3	O_1	4	0.27	0.43
NOT	N_1	3	0.13	0.10
AND2	A_2	1	0.19	0.18
OR2	O_2	3	0.23	0.26
NOT	N_2	1	0.06	0.07
AND3	A_9	1	0.24	0.20
OR3	O_5	L	$0.12 + 0.038L$	$0.34 + 0.022L$

$$\begin{aligned} T_{pLH}(x_1, z_2) &= 0.27 + 0.10 + 0.18 + 0.26 + 0.06 \\ &\quad + 0.24 + 0.12 + 0.038L = 1.23 + 0.038L \text{ [ns]} \end{aligned}$$

$$\begin{aligned} T_{pHL}(x_1, z_2) &= 0.43 + 0.13 + 0.19 + 0.23 + 0.07 \\ &\quad + 0.20 + 0.34 + 0.022L = 1.59 + 0.022L \text{ [ns]} \end{aligned}$$

TIMING DIAGRAM





Figure 4.14: TIMING DIAGRAM FROM NETWORK ANALYSIS

a) VERIFY THAT THE FOLLOWING CIRCUIT IMPLEMENTS A FULL ADDER



x_i	y_i	c_i	g_i	p_i	c_{i+1}	s_i
0	0	0	0	0	0	0
0	0	1	0	0	0	1
0	1	0	0	1	0	1
0	1	1	0	1	1	0
1	0	0	0	1	0	1
1	0	1	0	1	1	0
1	1	0	1	0	1	0
1	1	1	1	0	1	1

b) DETERMINE DELAYS
YOU $t(x_i, s_i), t(c_i, s_i), t(c_i, c_{i+1})$

$$p_i = x_i \oplus y_i \quad \text{PROPAGATE CARRY}$$

$$g_i = x_i y_i \quad \text{GENERATE CARRY}$$

$$\begin{aligned} c_{i+1} &= g_i + p_i c_i \\ &= x_i y_i + x_i' y_i c_i + x_i y_i' c_i \end{aligned}$$

$$= x_i y_i + x_i c_i + y_i c_i \quad (\text{PROVE!} \\ (\text{MAJORITY FUNCTION)})$$

$$\begin{aligned} s_i &= p_i \oplus c_i = x_i \oplus y_i \oplus c_i \\ &\Leftrightarrow (x_i + y_i + c_i) \bmod 2 \\ &\quad (\text{ADITH. +}) \end{aligned}$$

$$\Rightarrow x_i + y_i + c_i \in \{0, 1, 2, 3\}$$

$$= 2c_{i+1} + s_i \in \{0, 1, 2, 3\}$$

\Rightarrow FULL ADDER

b) DETERMINE DELAYS

$$t_{PLH}(XOR) = 0.30 + 0.036 \cdot L$$

$$t_{PHL}(XOR) = 0.16 + 0.036 \cdot L$$

$$t_{PLH}(XOR) = 0.30 + 0.021 \cdot L$$

$$= 0.15 + 0.020 \cdot L$$

etc

FIND:

$$t(x_i, z_i)$$

$$t_{PLH}(NAND) = 0.05 + 0.038 \cdot L$$


$$t(c_i, z_i)$$

$$t_{PHL}(NAND) = 0.08 + 0.027 \cdot L$$

$$\rightarrow t(c_i, c_{i+1}) \quad \text{CRITICAL PATH}$$

A FASTER & SMALLER DESIGN

→ REPLACE AND-OR WITH NAND-NAND



$$t_{PLH}(c_i, c_{i+1}) = t_{LH}(A) + t_{LH}(B) = 0.05 + 0.038 \times 1$$

$$= 0.2187 \text{ ns} \quad + 0.05 + 0.038 \times 2.1$$

$$= 0.2187 \text{ ns}$$

$$t_{PHL}(c_i, c_{i+1}) = t_{PHL}(A) + t_{PHL}(B) = 0.08 + 0.027 \times 1$$


$$+ 0.08 + 0.027 \times 2.1$$

$$= 0.2437 \text{ ns}$$

CS M51A

DIGITAL OSCILLATOR


(CLOCK GENERATOR)



- ASSUME ALL PROP.
DELAYS ARE t_p

$$(t_p = \frac{t_{LH} + t_{HL}}{2})$$

TIMING DIAGRAM:



$$\text{CLOCK FREQUENCY: } f = \frac{1}{6t_p}$$

$$t_p = 1 \mu\text{s} (10^{-9} \text{ sec}) \quad f = 0.1 \mu\text{s}$$

$$f = \frac{10^9}{6} \approx 167 \text{ MHz} \quad f = 1.67 \text{ GHz}$$