

ARITHMETIC COMBINATIONAL MODULES AND NETWORKS¹

- SPECIFICATION OF ADDER MODULES FOR POSITIVE INTEGERS
- HALF-ADDER AND FULL-ADDER MODULES
- CARRY-RIPPLE AND CARRY-LOOKAHEAD ADDER MODULES
- NETWORKS OF ADDER MODULES
- REPRESENTATION OF SIGNED INTEGERS:
 1. sign-and-magnitude
 2. two's-complement
 3. ones'-complement

cont.

2

- ADDITION AND SUBTRACTION IN TWO'S COMPLEMENT
- ARITHMETIC-LOGIC UNITS (ALU)
- COMPARATOR MODULES AND NETWORKS
- MULTIPLICATION OF POSITIVE INTEGERS

ADDITION OF POSITIVE INTEGERS

- CONVENTIONAL RADIX-2 NUMBER SYSTEM:

$$\underline{x} = (x_{n-1}, \dots, x_0) \Leftrightarrow x, \text{ integer}$$

$$x = \sum_{i=0}^{n-1} x_i \times 2^i$$

- RANGE: 0 to $2^n - 1$

REPRESENTATION:

VALUE $x \in \{0, \dots, 2^n - 1\}$

($n=6$) BIT-VECTOR $\underline{x} = (x_5, x_4, x_3, x_2, x_1, x_0) \quad x_i \in \{0, 1\}$

$$x = \sum_{i=0}^{n-1} x_i \cdot 2^i$$

RANGE: $\{\text{SMALLEST}, \dots, \text{LARGEST}\} = \{0, \dots, 2^n - 1\}$

($n=6$) $x \in \{0, \dots, 63\}$

EXAMPLES OF x AND \underline{x}

$$x = 23 = 16 + 4 + 2 + 1 \quad \underline{x} = (0 \ 1 \ 0 \ 1 \ 1 \ 1)$$

$$\underline{x} = (\underbrace{1 \ 1}_{6} \underbrace{0 \ 0 \ 1 \ 1}_{3}) \quad x = 1 \times 2^5 + 1 \times 2^4 + 1 \times 2^1 + 1 \times 2^0 \\ = 6 \times 2^3 + 3 = 51$$

— EASIER BY GROUPING INTO RADIX 2^k

ADDER MODULES FOR POSITIVE INTEGERS




Figure 10.1: ADDER MODULE.

$$\underline{x} + \underline{y} + c_{\text{in}} = 2^n c_{\text{out}} + \underline{z}$$

A HIGH-LEVEL SPECIFICATION OF ADDER MODULE

INPUTS: $\underline{x} = (x_{n-1}, \dots, x_0)$, $x_j \in \{0, 1\}$
 $\underline{y} = (y_{n-1}, \dots, y_0)$, $y_j \in \{0, 1\}$
 $c_{\text{in}} \in \{0, 1\}$

OUTPUTS: $\underline{z} = (z_{n-1}, \dots, z_0)$, $z_j \in \{0, 1\}$
 $c_{\text{out}} \in \{0, 1\}$

FUNCTIONS: $z = (x + y + c_{\text{in}}) \bmod 2^n$

$$c_{\text{out}} = \begin{cases} 1 & \text{if } (x + y + c_{\text{in}}) \geq 2^n \\ 0 & \text{otherwise} \end{cases}$$

$$0 \leq x, y \leq 2^n - 1 \quad c_{in}, c_{out} \in \{0, 1\}$$

$$x + y + c_{in} = 2^n c_{out} + z \quad 0 \leq z \leq 2^n - 1$$

HIGH LEVEL

$$\begin{array}{r} x \\ y \\ \hline 27 + 51 + 1 \\ \hline 79 \end{array} \quad \begin{array}{r} c_{in} \\ \hline 2^6 c_{out} + z \\ \hline 64 + 15 \end{array}$$

BINARY LEVEL

$$x = 27 = 011011$$

$$y = 51 = 110011$$

$$c_{in} = 1$$

$$w = 100111 = 79$$

$$z = 001111$$

$$c_{out}$$

$$z = w \bmod 64 = 15$$

$$c_{out} = \lfloor w/64 \rfloor = 1$$

$$RESULT (1, 001111) = 79$$

EXAMPLE for n=5

x	y	c_{in}	z	c_{out}
12	14	1	$(12 + 14 + 1) \bmod 32 = 27$	0 because $(12 + 14 + 1) < 32$
19	14	1	$(19 + 14 + 1) \bmod 32 = 2$	1 because $(19 + 14 + 1) > 32$

CARRY-RIPPLE ADDER IMPLEMENTATION




Figure 10.2: CARRY-RIPPLE ADDER MODULE.

- **DELAY OF CARRY-RIPPLE ADDER**

$$t_p(\text{net}) = (n - 1)t_c + \max(t_z, t_c)$$

$$t_c = \text{Delay}(c_i \rightarrow c_{i+1})$$

$$t_z = \text{Delay}(c_i \rightarrow z_i)$$

HIGH-LEVEL SPECIFICATION OF FULL-ADDER

$$x_i + y_i + c_i = 2c_{i+1} + z_i$$

INPUTS: $x_i, y_i, c_i \in \{0, 1\}$

OUTPUTS: $z_i, c_{i+1} \in \{0, 1\}$

FUNCTION: $z_i = (x_i + y_i + c_i) \bmod 2$

$$c_{i+1} = \begin{cases} 1 & \textbf{if } (x_i + y_i + c_i) \geq 2 \\ 0 & \textbf{otherwise} \end{cases}$$

FULL-ADDER IMPLEMENTATION

x_i	y_i	c_i	c_{i+1}	z_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$z_i = x_i y'_i c'_i + x'_i y_i c'_i + x'_i y'_i c_i + x_i y_i c_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

FULL ADDER TWO-LEVEL IMPLEMENTATION




Figure 10.3: IMPLEMENTATIONS OF FULL-ADDER MODULE: a) TWO-LEVEL.

ALTERNATIVE IMPLEMENTATION

- ADDITION mod 2 → SUM IS 1 WHEN NUMBER OF 1'S IN INPUTS (including the carry-in) IS ODD:

$$z_i = x_i \oplus y_i \oplus c_i$$

- CARRY-OUT IS 1 WHEN $(x_i + y_i = 2)$ or $(x_i + y_i = 1 \text{ and } c_i = 1)$:

$$c_{i+1} = x_i y_i + (x_i \oplus y_i) c_i$$

cont.

- INTERMEDIATE VARIABLES

$$\begin{array}{ll} \text{PROPAGATE} & p_i = x_i \oplus y_i \\ \text{GENERATE} & g_i = x_i \cdot y_i \end{array}$$

- HALF-ADDER


x_i	y_i	g_i	p_i
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

IMPLEMENTATION WITH HALF-ADDERS


- FA EXPRESSIONS IN TERMS OF $p'_i s$, $g'_i s$ and $c'_i s$

$$z_i = p_i \oplus c_i$$

$$c_{i+1} = g_i + p_i \cdot c_i$$



(b)



(c)

Figure 10.3: IMPLEMENTATIONS OF FULL-ADDER MODULE: b) MULTILEVEL GATE NETWORK WITH XORs, ANDs and OR; c) WITH XORs and NANDs.

DELAY ANALYSIS

- THE SUM NETWORK IS NOT IN THE CRITICAL PATH: DO DELAY ANALYSIS $t(x_i, z_i), t(c_i, z_i)$
- THE CARRY NETWORK IS IN THE CRITICAL PATH
 - LOAD OF c_i : $L=5 \leftarrow (x_i, y_i \text{ NOT CRITICAL})$
 - c'_i : $L=2$

USE NAND GATES

$$\begin{aligned} t_{LH}(c_i, c_{it}) &= t_{LH}(\text{NAND2}, L=1) + t_{LH}(\text{NAND3}, L=5) \\ &= 0.088 + 0.26 = \boxed{0.348 \mu s} \end{aligned}$$


$$\begin{aligned} t_{HL}(c_i, c_{it}) &= t_{HL}(\text{NAND2}, L=1) + t_{HL}(\text{NAND3}, L=5) \\ &= 0.107 + 0.285 = \boxed{0.392 \mu s} \end{aligned}$$

ALTERNATIVE IMPLEMENTATION

(HA-HA-OR)

$$\begin{aligned} t_{LH}(c_i, c_{it}) &= t_{LH}(\text{NAND2}, 1) + t_{LH}(\text{NAND2}, 2, 1) \\ &= 0.088 + 0.1298 = \boxed{0.218 \mu s} \quad \text{FASTER 37\%} \end{aligned}$$

$$\begin{aligned} t_{HL}(c_i, c_{it}) &= t_{HL}(\text{NAND2}, 1) + t_{HL}(\text{NAND2}, 2, r) \\ &= 0.107 + 0.1367 = \boxed{0.243 \mu s} \quad 37\% \end{aligned}$$



$$\text{ASSUME: } t_{NAND} = t_{XOR} = t_g$$

$$p_i = x_i \oplus y_i$$

$$g_i' = (x_i, y_i)'$$

$$z_i = p_i \oplus c_i$$


$$c_{i+1} = g_i + p_i c_i = [g_i' \cdot (p_i c_i)']'$$

$$t_{z_0} = 2t_{XOR} = 2t_g \quad t_{z_i} = t_{XOR} = t_g$$

$$t_c = 2t_{NAND} = 2t_g$$

$$T_{CRA-4} = 9t_g \Rightarrow O(n)$$

LINEAR



WORST-CASE DELAY





Figure 10.2: CARRY-RIPPLE ADDER MODULE.

- WORST-CASE DELAY

$$t_p = t_{\text{XOR}} + 2(n - 1)t_{\text{NAND}} + \max(2t_{\text{NAND}}, t_{\text{XOR}})$$


THE WORST CASE DELAY



ABOUT CARRIES

$$\begin{array}{cccccccccccccc}
 & 2 & 1 & 1 & 0 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
 x_i: & 1 & 0 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 \\
 y_i: & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\
 \hline
 p_i: & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 \\
 g_i: & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\
 c_i: & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 = c_0 \\
 z_i: & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0
 \end{array}$$

CARRY CHAINS (PROPAGATE IN PARALLEL)



WHY CONSIDER
0-CARRY CHAINS?

WORST-CASE CARRY-CHAIN LENGTH: $\sim 2nt_g$

$$\begin{array}{cccc}
 16 & 32 & 64 \\
 32 & 64 & 128
 \end{array}$$

AVERAGE MAX CARRY-CHAIN LENGTH: $\sim \log_2(n)t_g$

$$\begin{array}{cccc}
 4 & 5 & 6
 \end{array}$$

\Rightarrow MUST DETECT WHEN ALL CARRY CHAINS
ARE COMPLETED; SELF-TIMED ADDER

CHARACTERISTICS OF FULL-ADDER IN CMOS FAMILY

16

Input	[standard loads]
c_i	1.3
x_i	1.1
y_i	1.3
Size: 7 [equivalent gates]	

From	To	Propagation delays	
		t_{pLH} [ns]	t_{pHL} [ns]
c_i	z_i	$0.43 + 0.03L$	$0.49 + 0.02L$
x_i	z_i	$0.68 + 0.04L$	$0.74 + 0.02L$
y_i	z_i	$0.68 + 0.04L$	$0.74 + 0.02L$
c_i	c_{i+1}	$0.36 + 0.04L$	$0.40 + 0.02L$
x_i	c_{i+1}	$0.73 + 0.04L$	$0.71 + 0.02L$
y_i	c_{i+1}	$0.37 + 0.04L$	$0.64 + 0.02L$

L : load on the gate output

CARRY-LOOKAHEAD ADDER IMPLEMENTATION

- FASTER IMPLEMENTATION
- ADDITION AS A TWO-STEP PROCESS:
 1. DETERMINE THE VALUES OF ALL THE CARRIES
 2. SIMULTANEOUSLY COMPUTE ALL THE RESULT BITS

CARRY-LOOKAHEAD ADDER MODULE




Figure 10.4: CARRY-LOOKAHEAD ADDER MODULE.

SWITCHING EXPRESSIONS

- INTERMEDIATE CARRIES:

$$c_{i+1} = g_i + p_i \cdot c_i$$

BY SUBSTITUTION,

$$c_1 = g_0 + p_0 c_0$$

$$c_2 = g_1 + p_1 c_1$$

$$= g_1 + p_1 g_0 + p_1 p_0 c_0$$

$$c_3 = g_2 + p_2 c_2$$

$$= g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$$

$$c_4 = g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_0$$




Figure 10.5: CARRY-LOOKAHEAD ADDER: a) 4-BIT CARRY-LOOKAHEAD GENERATOR WITH P and G OUTPUTS (CLG-4).




Figure 10.5: CARRY-LOOKAHEAD ADDER: b) 4-BIT MODULE (CLA-4); (CLG-4).

$$t_p(x_0 \rightarrow c_4) = t_{pg} + t_{CLG-4}$$

$$t_p(c_0 \rightarrow c_4) = t_{CLG-4}$$

$$t_p(x_0 \rightarrow P, G) = t_{pg} + t_{CLG-4}$$

$$t_p(x_0 \rightarrow z_3) = t_{pg} + t_{CLG-4} + t_{XOR}$$

CS M51A

COMPARE DELAYS OF 4-BIT CRA AND
4-BIT CLA

- ASSUME GATE DELAY FOR ALL GATES IS t_g
 \Rightarrow THIS GIVES A ROUGH ESTIMATE
- REPEAT ANALYSIS USING DELAY FORMULAS
 FOR EACH GATE; ALSO SIZE IN EQUIV. GATES

$$T_{CRA-4} = t_g + 4 \times 2t_g \sim 9t_g$$

— OBTAIN p_i, g_i SIGNALS
 — PROPAGATE CARRIES
 AND OBTAIN z_i 'S

$$T_{CLA-4} = t_g + 2t_g + t_g \sim 4t_g$$

— OBTAIN p_i, g_i
 — OBTAIN ALL CARRIES c_i
 — OBTAIN z_i (SUM BITS)

FACTOR ~ 2

$$T_{CRA-32} = t_g + 32 \times 2t_g \sim 65t_g$$


$$T_{CLA-32} = 8 \times T_{CLA-4} \sim 32t_g$$

GENERALIZATION OF g_i , p_i AND c_i SIGNALS


$$g_i = x_i y_i \quad g_i = 1 \text{ IF } x_i + y_i = 2 \quad g_i = 0 \text{ OTHERWISE}$$

$$p_i = x_i \oplus y_i \quad p_i = 1 \text{ IF } x_i + y_i = 1 \quad p_i = 0 \text{ OTHERWISE}$$

$$c_{i+1} = g_i + p_i c_i$$



CONSIDER A GROUP IN AN ADDER BETWEEN POSITIONS i AND j :



2 POSSIBLE CASES:



GROUP PROPAGATES IN ALL POSITIONS

$$P = P_j g_{j-1} \dots p_{i+1} p_i = 1 \Rightarrow P_k = 1 \forall j \geq k \geq i$$

$$c_{j+1} = P c_i$$



GROUP GENERATES c_{j+1} , INDEPENDENT OF P_i


COMBINE (a) AND (b):

$$G = g_j + p_j g_{j-1} + p_j p_{j-1} g_{j-2} \dots + p_j p_{j-1} \dots p_{i+1} g_i$$

$$c_{j+1} = G$$

$$c_{j+1} = G + P c_i$$

- APPLIES TO ANY GROUP SIZE



MODULE PROPAGATE AND GENERATE SIGNALS

$P = 1$: c_{in} PROPAGATED BY THE MODULE

$G = 1$: $c_{out} = 1$ GENERATED BY THE MODULE,
IRRESPECTIVE OF c_{in}

$$P = \begin{cases} 1 & \text{if } x + y = 2^4 - 1 \\ 0 & \text{otherwise} \end{cases}$$

$$G = \begin{cases} 1 & \text{if } x + y \geq 2^4 \\ 0 & \text{otherwise} \end{cases}$$

$$c_{out} = G + P \cdot c_{in}$$

$$P = p_3p_2p_1p_0$$

$$G = g_3 + p_3g_2 + p_3p_2g_1 + p_3p_2p_1g_0$$

NETWORKS OF ADDER MODULES

ITERATIVE (CARRY-RIPPLE) ADDER NETWORK

$$\begin{aligned}\underline{x} &= (\underline{x}^{(3)}, \underline{x}^{(2)}, \underline{x}^{(1)}, \underline{x}^{(0)}) \\ \underline{x}^{(3)} &= (x_{15}, x_{14}, x_{13}, x_{12}) \\ \underline{x}^{(2)} &= (x_{11}, x_{10}, x_9, x_8) \\ \underline{x}^{(1)} &= (x_7, x_6, x_5, x_4) \\ \underline{x}^{(0)} &= (x_3, x_2, x_1, x_0)\end{aligned}$$

where

$$x = 2^{12}x^{(3)} + 2^8x^{(2)} + 2^4x^{(1)} + x^{(0)}$$

16-BIT CARRY-RIPPLE ADDER





Figure 10.6: 16-BIT CARRY-RIPPLE ADDER NETWORK USING 4-BIT ADDER MODULES.

SINGLE-LEVEL CARRY-LOOKAHEAD ADDER:




$$T = 4 \times T_{\text{CLA-4}} \approx 4 \times 4t_g = 16t_g$$

STILL DELAY $O(n)$. CAN WE DO BETTER?

YES


$$\begin{aligned} C_8 &= G_1 + P_1 G_0 + P_1 P_0 C_0 && \left\{ \begin{array}{l} G - \text{GROUP GENERATE} \\ P - \text{PROPAGATE} \end{array} \right. \\ C_{12} &= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0 \\ C_{16} &= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0 \end{aligned}$$

— CORRESPOND TO CLA-4!



TWO-LEVEL

CLA
(CLA-2)



CARRY-LOOKAHEAD ADDER NETWORK




Figure 10.7: 32-BIT CARRY-LOOKAHEAD ADDER USING CLA-4 AND CLG-4 MODULES.

- **PROPAGATION DELAY:**

$$t_p(\text{net}) = t_{PG} + 2t_{\text{CLG-4}} + t_{\text{ADD}}$$

CLA ADDER (cont.)

$$c_4 = G_0 + P_0 c_0$$

$$c_8 = G_1 + P_1 G_0 + P_1 P_0 c_0$$

$$c_{12} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 c_0$$

$$c_{16} = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 c_0$$

$$P_0 = p_3 \cdot p_2 \cdot p_1 \cdot p_0$$

$$G_0 = g_3 + g_2 p_3 + g_1 p_3 p_2 + g_0 p_3 p_2 p_1$$

CSM SIA FIG MDE

APPROXIMATE DELAY OF A 32-BIT 2-LEVEL
CARRY-LOOKAHEAD LEVEL

$$T_{CLA-32} = t_{pg} + t_{CLG-4} + t_{CLG-4} + t_{CLG-4} + t_{CLG-4} + t_{XOR}$$

- COMPUTE $p_i^1, q_i^1, +_2$

- " $Q_j, P_j \ j=0, 1, \dots, 7$

- " C_1, C_2, C_3

- " C_4, C_8, C_{12}, C_{16}

- " $C_{20}, C_{24}, C_{28}, C_{32}$

" C_5, C_6, C_7

" C_9, C_{10}, C_4

" C_{13}, C_{14}, C_{15}

- " C_{17}, C_{18}, C_{19}

" C_{21}, C_{22}, C_{23}

" C_{29}, C_{30}, C_{31}

- " Z_{31}, \dots, Z_0

$$t_{pg} = 1t_g$$

$$t_{CLR,4} = 2t_g$$

$$t_{XOR} = 1t_g$$

$$T_{CLA-32} = 1 + 4 \times 2 + 1 = 10t_g$$

$$T_{CRA-32} = 32 \times 2 = 64t_g$$

$$\frac{T_{CRA-32}}{T_{CLA-32}} > 6 \text{ TIMES FASTER}$$

NOTE: Z_i COMPUTED AS
SOON AS C_i IS KNOWN.
COULD YOU SHOW A TIMINGS
DIAGRAM FOR $\{C_i, Z_i\}$

} CALCULATE
} COST(CLA-32) AND
} COST(CRA-32) AND
} COMPARE

REPRESENTATION OF SIGNED INTEGERS AND BASIC OPERATIONS

- TWO COMMON REPRESENTATIONS:
 - SIGN-AND-MAGNITUDE (SM)
 - TRUE-AND-COMPLEMENT (TC)

SIGN-AND-MAGNITUDE (SM) SYSTEM

- x REPRESENTED BY PAIR (x_s, x_m)

sign:

$$x_s = \begin{cases} 0 & \text{if } x \geq 0 \\ 1 & \text{if } x \leq 0 \end{cases}$$

magnitude:

$$x_m$$

- RANGE OF SIGNED INTEGERS

total number of bits: n

sign: 1

magnitude: $n - 1$

$$-(2^{n-1} - 1) \leq x \leq 2^{n-1} - 1$$

- TWO REPRESENTATIONS OF ZERO:

$x_s = 0, x_m = 0$ (positive zero)

$x_s = 1, x_m = 0$ (negative zero)

$$\underline{x} = (x_s, \underline{x}_m) \quad -\left(2^{n-1} - 1\right) \leq x \leq 2^{n-1} - 1$$

1 $n-1$ BITS
SIGN MAGNITUDE

$$n=8 \quad 0 \leq x_m \leq 2^7 - 1 \quad -127 \leq x \leq 127$$

$$x = -69 \quad \underline{x} = \underbrace{1 \ 1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 1}_{-1 \ 69}$$

POSITIVE ZERO: 0 0 0 0 0 0 0 0

NEGATIVE ZERO: 1 0 0 0 0 0 0 0

TEST FOR ZERO: CHECK BOTH ± 0

NOTE: x_s IS SEPARATED FROM \underline{x}_m

$$x = (-1)^{x_s} \cdot \sum_{i=0}^{n-2} x_i 2^i$$

(x_s NOT PART OF WEIGHTED CODE FOR \underline{x}_m)

CS MSIA


COMPLEMENT REPRESENTATION SYSTEMS

$$x \in \{-8, -7, \dots, -1, 0, 1, \dots, 6, 7\}$$

$$x \in \{-7, -6, \dots, -1, 0, 0, 1, \dots, 6, 7\}$$


TWO'S
COMPLEMENT

$$x_R \in \{0, 1, 2, \dots, 14, 15\}$$



$$x_R = 2^4 - |x|$$

$$x_R = x$$



$$x_R = 2^4 - 1 - |x| \quad x_R = x$$

COMPLEMENTATION CONSTANT

$$C = 2^4 = 16$$

IN GENERAL $C = 2^n$

$$C = 2^4 - 1 = 15$$

$$C = 2^n - 1$$

TWO'S-COMPLEMENT SYSTEM

- NO SEPARATION BETWEEN THE REPRESENTATION OF SIGN AND REPRESENTATION OF MAGNITUDE
- SIGNED INTEGER x REPRESENTED BY *POSITIVE* INTEGER x_R
- MAP 2: BINARY REPRESENTATION OF x_R

$$x_R = \sum_{i=0}^{n-1} x_i 2^i , \quad 0 \leq x_R \leq 2^n - 1$$

- MAP 1: TWO'S COMPLEMENT

$$x_R = x \bmod 2^n$$

BY DEFINITION OF \bmod , FOR $|x| < 2^n$: equivalent to

$$x_R = \begin{cases} x & \text{if } x \geq 0 \\ 2^n - |x| & \text{if } x < 0 \end{cases}$$

CS M51A TWO'S COMPLEMENT SYSTEM

1. GIVEN $x \in \{-2^{n-1}, \dots, -1, 0, 1, \dots, 2^{n-1}\}$, FIND x_R

$$x_R = x \bmod 2^n = \begin{cases} x & \text{IF } x \geq 0 \\ 2^n - |x| & \text{IF } x < 0 \end{cases}$$

NOTE: Mod function produces the least positive remainder

E.g. $(-1) \bmod 16 = 15$ i.e. $(-1) = (-1) \cdot 16 + \underline{\underline{15}}$

EXAMPLE: $x \in [-128, 127]$ $n = 8$ $C = 2^8 = 256$

x	x_R	$\underline{x_R}$
81	81	0 1 0 1 0 0 0 1
-23	233	1 1 1 0 1 0 0 1

ALTERNATIVE WHEN $x < 0$ (BIT COMPLEMENT AND ADD)

$$x_R = 256 - |x| = 255 - |x| + 1$$

$$\begin{array}{r} \text{'255'} & 1 1 1 1 1 1 1 1 \\ 23 & 0 0 0 1 0 1 1 1 \\ \hline \text{'255' - 23} & 1 1 1 0 1 0 0 0 \end{array} \quad \boxed{\text{BIT COMPLEMENT}} \quad \begin{array}{r} + 1 \\ \hline 1 1 1 0 1 0 0 1 \end{array} \leftrightarrow -23$$

2. GIVEN x_R , FIND x

$$x = \begin{cases} x_R & \text{IF } x_R < 2^{n-1} \\ x_R - 2^n & \text{IF } x_R \geq 2^{n-1} \end{cases}$$

$$x_R = \sum_{i=0}^{n-1} x_i 2^i = x_{n-1} 2^{n-1} + \sum_{i=0}^{n-2} x_i 2^i$$

$$\text{EXAMPLE: } n = 6 \quad C = 2^6 = 64$$

x_R

$$43 \geq 32 \quad x = 43 - 64 = -21$$

3. GIVEN $\underline{x_R}$, FIND x

$$\text{i) IF } x_R < 2^{n-1}, \quad x_{n-1} = 0, \quad x \geq 0$$

$$x = x_R = 0 \times 2^{n-1} + \sum_{i=0}^{n-2} x_i 2^i$$

$$\text{ii) IF } x_R \geq 2^{n-1}, \quad x_{n-1} = 1, \quad x < 0$$

$$x = x_R - 2^n = (1 \times 2^{n-1} + \sum_{i=0}^{n-2} x_i 2^i) - 2^n = -1 \times 2^{n-1} + \sum_{i=0}^{n-2} x_i 2^i$$

$$\text{i) + ii) } \Rightarrow \quad x = -x_{n-1} 2^{n-1} + \sum_{i=0}^{n-2} x_i 2^i$$

CS M51A

CONVERSION

 $\underline{x}_R \rightarrow x$

$$\underline{x}_R = (\underbrace{x_{n-1}, x_{n-2}, \dots,}_{\text{NEGATIVE WEIGHT}} \underbrace{x_0}_{\geq 0})$$

≥ 0
WEIGHT

$$x = -x_{n-1}2^{n-1} + \sum_{i=0}^{n-2} x_i 2^i$$

EXAMPLES

 $n=4$

$$\underline{x}_R = 1011 = 11 \geq 2^3 \Rightarrow x = 11 - 2^4 = -5$$

$$x = -1 \cdot 2^3 + 3 = -5 \quad \checkmark$$

 $n=8$

$$\underline{x}_R = 1101101 = 173 \geq 2^7 \Rightarrow x = 173 - 2^8 = -83$$

$$x = -1 \cdot 2^7 + 45 = -83 \quad \checkmark$$

FOR UNAMBIGUOUS SYMMETRICAL REPRESENTATION

$$|x|_{max} \leq 2^{n-1} - 1$$

x	-4	-3	-2	-1	0	1	2	3
x_R	4	5	6	7	0	1	2	3

MAPPING IN TWO'S-COMPLEMENT SYSTEM

x	x_R	\underline{x}	
0	0	00...000	
1	1	00...001	
2	2	00...010	
-	-	-	True forms (positive)
-	-	-	
-	-	-	
$2^{n-1} - 1$	$2^{n-1} - 1$	01...111	$x_R = x$
-2^{n-1}	2^{n-1}	10...000	
$-(2^{n-1} - 1)$	$2^{n-1} + 1$	10...001	
-	-	-	
-	-	-	
-	-	-	Complement forms (negative)
-2	$2^n - 2$	11...110	$x_R = 2^n - x $
-1	$2^n - 1$	11...111	

EXAMPLE 10.2: MAPPINGS FOR $-4 \leq x \leq 3$

x	x_R	\underline{x}
3	3	011
2	2	010
1	1	001
0	0	000
-1	7	111
-2	6	110
-3	5	101
-4	4	100

ONES'-COMPLEMENT SYSTEM

$$x_R = x \bmod C$$

ONES'-COMPLEMENT SYSTEM: $C = 2^n - 1$

- the ones'-complement system symmetrical, with the range $-(2^n - 1) \leq x \leq 2^n - 1$;
- two representations for zero, namely $x_R = 0$ and $x_R = 2^n - 1$;
- the sign also detected by the most-significant bit

$$x \geq 0 \quad \text{if} \quad (x_{n-1} = 0) \text{ or } (x_R = 2^n - 1)$$

MAPPING IN ONES'-COMPLEMENT SYSTEM

x	x_R	\underline{x}	
0	0	00...000	
1	1	00...001	
2	2	00...010	
-	-	-	True forms (positive)
-	-	-	
-	-	-	
$2^{n-1} - 1$	$2^{n-1} - 1$	01...111	$x_R = x$
$-(2^{n-1} - 1)$	2^{n-1}	10...000	
-	-	-	
-	-	-	Complement forms (negative)
-2	$2^n - 3$	11...101	
-1	$2^n - 2$	11...110	$x_R = 2^n - 1 - x $
0	$2^n - 1$	11...111	

SM ADDITION

- OPERANDS HAVE DIFFERENT SIGNS
 \Rightarrow ACTUALLY WE PERFORM SUBTRACTION

AN ALGORITHM:

1. COMPARE x_m AND y_m
2. SUBTRACT SMALLER FROM LARGER
3. SIGN OF THE RESULT
 $=$ SIGN OF THE OPERAND WITH LARGER MAGNITUDE.

$$x = 29 \quad y = -45 \quad |y| > |x|$$

$$w = |y| - |x| = 16$$

$$\text{sign}(s) = \text{sign}(y)$$

$$s = -w = -16$$

|| NEED TO KNOW RELATIVE MAGNITUDES
 \Rightarrow MORE COMPLEX IMPLEMENTATION THAN IN COMPLEMENT ADDITION

ADDITION IN TWO'S COMPLEMENT SYSTEM

- TO GET

$$z = x + y$$

COMPUTE

$$z_R = (x_R + y_R) \bmod 2^n$$

CORRECT IF $-2^{n-1} \leq (x + y) \leq 2^{n-1} - 1$

- PROOF: SHOW THAT

$$(x_R + y_R) \bmod 2^n$$

CORRESPONDS TO z_R

BY DEFINITION OF THE REPRESENTATION,

$$x_R = x \bmod 2^n \text{ and } y_R = y \bmod 2^n$$

cont.

THEREFORE,

$$\begin{aligned}(x_R + y_R) \bmod 2^n &= (x \bmod 2^n + y \bmod 2^n) \bmod 2^n \\&= (x + y) \bmod 2^n \\&= z \bmod 2^n\end{aligned}$$

BY DEFINITION OF REPRESENTATION $z \bmod 2^n = z_R$

AND, CONSEQUENTLY, $(x_R + y_R) \bmod 2^n = z_R$

2's COMPLEMENT ADDITION: A SUMMARY

1. ADD x_R AND y_R (use adder for positive operands)
2. PERFORM THE mod OPERATION
 - DOES NOT DEPEND ON THE RELATIVE MAGNITUDES OF THE OPERANDS AND ON THEIR SIGNS (simpler than in S+M)

EXAMPLES OF ADDITION FOR $C=64$ and $-32 \leq x, y, z \leq 31$

Signed operands		Representation		Two's-complement addition	Signed result
x	y	x_R	y_R	$(x_R + y_R) \text{ mod } 64 = z_R$	z
13	9	13	9	22 mod 64 = 22	22
13	-9	13	55	68 mod 64 = 4	4
-13	9	51	9	60 mod 64 = 60	-4
-13	-9	51	55	106 mod 64 = 42	-22

THE *mod* OPERATION

- Let $w_R = x_R + y_R$. Then

$$x_R, y_R < 2^n \Rightarrow w_R < 2 \times 2^n$$

$$z_R = w_R \bmod 2^n = \begin{cases} w_R & \text{if } w_R < 2^n \\ w_R - 2^n & \text{if } 2^n \leq w_R < 2 \times 2^n \end{cases}$$

- Since $w_R < 2 \times 2^n$

$$\underline{w} = (w_n, w_{n-1}, \dots, w_0)$$

$$w_R = \begin{cases} < 2^n & \text{if } w_n = 0 \\ \geq 2^n & \text{if } w_n = 1 \end{cases}$$

Case 1. $w_R < 2^n$. Then $w_R \bmod 2^n = w_R \Leftrightarrow (w_{n-1}, \dots, w_0)$.

Case 2. $w_R \geq 2^n$

$$\begin{aligned} w_R \bmod 2^n = w_R - 2^n &\Leftrightarrow (1, w_{n-1}, \dots, w_0) - (1, 0, \dots, 0) \\ &= (w_{n-1}, \dots, w_0) \end{aligned}$$

- CONCLUSION: $w_R \bmod 2^n = (w_{n-1}, \dots, w_0)$



- $\text{mod } 2^n$ OPERATION PERFORMED BY DISCARDING MOST-SIGNIFICANT BIT OF \underline{w}
- 2'S COMPLEMENT ADDITION:
RESULT CORRESPONDS TO OUTPUT OF ADDER, DISCARDING THE CARRY-OUT

$$\underline{z} = \text{ADD}(\underline{x}, \underline{y}, 0)$$




Figure 10.10: TWO'S-COMPLEMENT ADDER MODULE.

EXAMPLES OF 2'S COMPLEMENT ADDITION

	Bit-level computation	Positive representation	Signed values
$n = 4$	$\underline{x} = 1011$ $\underline{y} = 0101$	$x_R = 11$ $y_R = 5$	$x = -5$ $y = 5$
	$\underline{w} = 10000$	$w_R = 16$	
	$\underline{z} = 0000$	$z_R = 0$	$z = 0$
$n = 8$	$\underline{x} = 11011010$ $\underline{y} = 11110001$	$x_R = 218$ $y_R = 241$	$x = -38$ $y = -15$
	$\underline{w} = 111001011$	$w_R = 459$	
	$\underline{z} = 11001011$	$z_R = 203$	$z = -53$

CS M51A

CHANGE OF SIGN

OBTAI N Z_R FROM X_R SUCH THAT $Z = -X$

OPERATION IS: (COMPLEMENTATION)

$$Z_R = (2^n - X_R) \bmod 2^n$$

PROOF: IN THE TEXTBOOK - DO IT!

EXAMPLE: $X = 17 = X_R$. $\underline{X_R} = 0\ 1\ 0\ 0\ 0\ 1$
 $(n=6)$

$$Z_R = (64 - 17) \bmod 64 = 47$$

$$\underline{Z_R} = 1\ 0\ 1\ 1\ 1\ 1$$

IMPLEMENTATION:

DO $2^n - X_R$ (SUBTRACTION) AS

$$\text{COMPLEMENT} \rightarrow (2^n - 1 - X_R) + 1 = \overline{X_R} + 1$$

EXAMPLE: $n=6$ $X = 17 = X_R$

$$\begin{array}{r} X_R & 0 & 1 & 0 & 0 & 0 & 1 \\ \overline{X_R} & 1 & 0 & 1 & 1 & 1 & 0 \\ + & \hline & 1 & 0 & 1 & 1 & 1 & 1 \end{array} \quad \text{BIT-WISE}$$

SUBTRACTION IN TWO'S COMPLEMENT SYSTEM

- $z = x - y = x + (-y)$

$$z_R = (x_R + (2^n - 1 - y_R) + 1) \bmod 2^n$$

- THE CORRESPONDING DESCRIPTION

$$z = ADD_R(x, \underline{y'}, 1)$$

EXAMPLE:

$$\begin{array}{r}
 \underline{x} & 0110000 \\
 \underline{y} & 00110001 \\
 \hline
 \underline{y'} & 11001110 \\
 & 1 \\
 z & 00101111
 \end{array}$$

SUMMARY OF 2'S COMPLEMENT OPERATIONS

OPERATION	2's COMPLEMENT SYSTEM
$z = x + y$	$\underline{z} = ADD(\underline{x}, \underline{y}, 0)$
$z = -x$	$\underline{z} = ADD(\underline{x}', 0, 1)$
$z = x - y$	$\underline{z} = ADD(\underline{x}, \underline{y}', 1)$

OVERFLOW DETECTION IN ADDITION

- OVERFLOW – result exceeds most positive or negative representable integer

$$-2^{n-1} \leq z \leq 2^{n-1} - 1$$

- BOTH OPERANDS SAME SIGN, RESULT OPPOSITE SIGN

$$v = x'_{n-1}y'_{n-1}z_{n-1} + x_{n-1}y_{n-1}z'_{n-1}$$




Figure 10.11: OVERFLOW IN TWO'S-COMPLEMENT SYSTEM.

$x \quad x_{n-1} \ x_{n-2} \ x_{n-3} \dots x_0$
 $y \quad y_{n-1} \ y_{n-2} \ y_{n-3} \dots y_0$
 $c_n \ c_{n-1} \ c_{n-2} \ c_{n-3} \dots c_0 \quad \text{CARRIES}$
 $z_{n-1} \ z_{n-2} \ z_{n-3} \dots z_0$

	x_{n-1}	y_{n-1}	c_{n-1}	c_n	z_{n-1}	
$x > 0 \quad y > 0$	0	0	0	0	0	
	0	1	0	1	0	
	0	1	1	1	0	
	1	0	0	0	1	
	1	0	1	1	0	
$x < 0 \quad y < 0$	1	1	0	1	0	$z < 0 \quad \text{OVERFLOW}$
	1	1	1	1	1	

$$\text{OVERFLOW} = c_n \oplus c_{n-1}$$

TWO'S COMPLEMENT ARITHMETIC UNIT

INPUTS: $\underline{x} = (x_{n-1}, \dots, x_0)$, $x_j \in \{0, 1\}$

$\underline{y} = (y_{n-1}, \dots, y_0)$, $y_j \in \{0, 1\}$

$c_{\text{in}} \in \{0, 1\}$

$F = (f_2, f_1, f_0)$

OUTPUTS: $\underline{z} = (z_{n-1}, \dots, z_0)$, $z_j \in \{0, 1\}$

$c_{\text{out}}, sgn, zero, ovf \in \{0, 1\}$

FUNCTIONS:

F	Operation		
001	ADD	add	$z = x + y$
011	SUB	subtract	$z = x - y$
101	ADDC	add with carry	$z = x + y + c_{in}$
110	CS	change sign	$z = -x$
010	INC	increment	$z = x + 1$

$sgn = 1$ if $z < 0$, 0 otherwise (the sign)

$zero = 1$ if $z = 0$, 0 otherwise

$ovf = 1$ if z overflows, 0 otherwise




Figure 10.12: IMPLEMENTATION OF TWO'S-COMPLEMENT ARITHMETIC UNIT.

CONTROL OF TWO'S-COMPLEMENT ARITHMETIC OPERATIONS

- OPERATION IDENTIFIED BY BIT-VECTOR $F = (f_2, f_1, f_0)$
- COMPLEMENT OPERATION $a = \text{COMPL}(b, K)$:

$$a_i = \begin{cases} b_i & \text{if } K = 0 \\ b'_i & \text{if } K = 1 \end{cases}$$

Operation	Op-code	\underline{z}	Control Signals		
	$f_2 f_1 f_0$		K_x	K_y	K_{MX}
ADD	001	$\text{ADD}(\underline{x}, \underline{y}, 0)$	0	0	1
SUB	011	$\text{ADD}(\underline{x}, \underline{y}', 1)$	0	1	1
ADDC	101	$\text{ADD}(\underline{x}, \underline{y}, c_{\text{in}})$	0	0	1
CS	110	$\text{ADD}(\underline{x}', \underline{0}, 1)$	1	d.c.	0
INC	010	$\text{ADD}(\underline{x}, \underline{0}, 1)$	0	d.c.	0

cont.

- CONTROL SIGNALS:

$$K_x = f_2 f_1$$

$$K_y = f_1$$

$$K_{MX} = f_0$$

$$c_0 = f_1 + f_2 f_0 c_{\text{in}}$$

ALU MODULES AND NETWORKS

- *ARITHMETIC-LOGIC UNIT*
module realizing set of arithmetic and logic functions
- Why build ALUs?
 1. Use in many different applications
 2. ALU modules used in processors: function selected by control unit

TYPICAL EXAMPLE OF ALU

Control (S)	Function
ZERO	$z = 0$
ADD	$z = (x + y + c_{\text{in}}) \text{ mod } 16$
SUB	$z = (x + y' + c_{\text{in}}) \text{ mod } 16$
EXSUB	$z = (x' + y + c_{\text{in}}) \text{ mod } 16$
AND	$\underline{z} = \underline{x} \cdot \underline{y}$
OR	$\underline{z} = \underline{x} + \underline{y}$
XOR	$\underline{z} = \underline{x} \oplus \underline{y}$
ONE	$z = 1111$

a' denotes the integer represented by vector \underline{a}'
 \cdot , $+$, and \oplus are applied to the corresponding bits

4-bit ALU




Figure 10.13: 4-bit ALU.

NETWORKS OF ALU MODULES


- MODULE HAS NO CARRY-OUT SIGNAL
 - cannot be used directly in an iterative (carry-ripple) network
 - carry-out signal implemented as

$$c_{\text{out}} = G + P \cdot c_{\text{in}}$$

- *carry-skip network*

CS MSIA

CARRY-SKIP ADDER



ALU USES 4-BIT CARRY-RIPPLE ADDER

DETERMINE THE WORST CASE DELAY

16-bit ALU




Figure 10.14: 16-bit ALU.

COMPARATOR MODULES

- HIGH-LEVEL DESCRIPTION OF AN n -BIT COMPARATOR:

INPUTS: $\underline{x} = (x_{n-1}, \dots, x_0)$, $x_j \in \{0, 1\}$

$\underline{y} = (y_{n-1}, \dots, y_0)$, $y_j \in \{0, 1\}$

$c_{\text{in}} \in \{\text{G,E,S}\}$

OUTPUT: $z \in \{\text{G,E,S}\}$

FUNCTION:
$$z = \begin{cases} \text{G} & \text{if } (x > y) \text{ or } (x = y \text{ and } c_{\text{in}} = \text{G}) \\ \text{E} & \text{if } (x = y) \text{ and } (c_{\text{in}} = \text{E}) \\ \text{S} & \text{if } (x < y) \text{ or } (x = y \text{ and } c_{\text{in}} = \text{S}) \end{cases}$$

x and y – the integers represented \underline{x} and \underline{y}

cont.

- IMPLEMENTATION OF 4-bit COMPARATOR MODULE

$$\underline{c}_{\text{in}} = (c_{\text{in}}^G, c_{\text{in}}^E, c_{\text{in}}^S) \quad , \quad c_{\text{in}}^G, c_{\text{in}}^E, c_{\text{in}}^S \in \{0, 1\}$$
$$\underline{z} = (z^G, z^E, z^S) \quad , \quad z^G, z^E, z^S \in \{0, 1\}$$




Figure 10.15: 4-BIT COMPARATOR MODULE: a) block diagram; b) gate-network implementation.

BINARY-LEVEL DESCRIPTION

$$S_i = x'_i y_i$$

$$E_i = (x_i \oplus y_i)', \quad i = 0, \dots, 3$$

$$G_i = x_i y'_i$$

$$z^G = G_3 + E_3 G_2 + E_3 E_2 G_1 + E_3 E_2 E_1 G_0 + E_3 E_2 E_1 E_0 c_{in}^G$$

$$z^E = E_3 E_2 E_1 E_0 c_{in}^E$$

$$z^S = S_3 + E_3 S_2 + E_3 E_2 S_1 + E_3 E_2 E_1 S_0 + E_3 E_2 E_1 E_0 c_{in}^S$$

ITERATIVE COMPARATOR NETWORK




Figure 10.16: 16-BIT ITERATIVE COMPARATOR NETWORK.

EXAMPLE: COMPARATOR TREE

X	0	1	0	1	1	1	0	0	1	0	0	0	0	1	0	1	
Y	0	1	1	0	0	1	1	1	1	1	1	1	1	1	0	1	0
G		0			1				0			0			0		
S		1			0				1			1			1		
G						0											
E							0										
S								1									

$x < y$

2 LEVELS OF COMPARATORS INSTEAD OF 4 LEVELS

5 COMPARATORS VS. 4 COMPARATORS

TREE COMPARATOR NETWORK




Figure 10.17: 16-BIT TREE COMPARATOR NETWORK.

TREE COMPARATOR (cont.)

$$\begin{aligned}z^G &= \begin{cases} 1 & \text{if } g > s \\ 0 & \text{otherwise} \end{cases} \\z^E &= \begin{cases} 1 & \text{if } g = s \\ 0 & \text{otherwise} \end{cases} \\z^S &= \begin{cases} 1 & \text{if } g < s \\ 0 & \text{otherwise} \end{cases}\end{aligned}$$

- g and s are the integers represented by the vectors \underline{g} and \underline{s} , respectively.

MULTIPLIERS

- $n \times m$ bits multiplier:

$0 \leq x \leq 2^n - 1$ (the multiplicand)

$0 \leq y \leq 2^m - 1$ (the multiplier),

$0 \leq z \leq (2^n - 1)(2^m - 1)$ (the product).

- The high-level function:

$$z = x \times y$$

$$z = x \left(\sum_{i=0}^{m-1} y_i 2^i \right) = \sum_{i=0}^{m-1} xy_i 2^i$$

Since y_i is either 0 or 1, we get

$$xy_i = \begin{cases} 0 & \text{if } y_i = 0 \\ x & \text{if } y_i = 1 \end{cases}$$

CSM51A FA MDE

MULTIPLIER DESIGN: AN EXAMPLE -

4-BIT \times 3-BIT MULTIPLICATION

$$P = X \cdot Y \quad X \in \{0, \dots, 15\} \quad Y \in \{0, \dots, 7\}$$

$$P \in \{0, \dots, 105\}$$

$$X = (X_3, X_2, X_1, X_0) \quad Y = (Y_2, Y_1, Y_0)$$

$$P = (P_6, P_5, \dots, P_0)$$

$$P = X \cdot Y = X \sum (Y_2 2^2 + Y_1 2^1 + Y_0 2^0)$$

$$= \sum (X \cdot Y_2 \cdot 2^2 + X \cdot Y_1 \cdot 2^1 + X \cdot Y_0 \cdot 2^0)$$

$$X = 1001 = 9 \quad Y = 110 = 6$$

$$(1 \ 0 \ 0 \ 1) \times 0 \cdot 2^0$$

$$+ (1 \ 0 \ 0 \ 1) \times 1 \cdot 2^1$$

$$+ (1 \ 0 \ 0 \ 1) \times 1 \cdot 2^2$$

PARTIAL PRODUCTS
 P_0
 P_1
 P_2



$$\begin{array}{r}
 & & 0 & 0 & 0 & 0 \\
 & & | & 0 & 0 & 1 \\
 & + & 1 & 0 & 0 & 1 \\
 \hline
 & & 1 & 1 & 0 & 1 \ 1 \ 0
 \end{array}$$


= 54

ALIGNED
BIT-MATRIX OF
PARTIAL PRODUCTS

2 STAGES:

1. OBTAIN BIT-MATRIX

- SIMPLE IN RADIX-2 CASE



MULTIPLIER
DIGIT

MULTIPLE
(PARTIAL PRODUCT)

$n \times n$ -BIT MULTIPLIER:

n^2 AND GATES

2. ADD ROWS TO OBTAIN THE PRODUCT

- TWO BASIC APPROACHES


a) - SEQUENTIAL

b) - COMBINATIONAL

(*) LINEAR ARRAY OF ADDERS


(**) TREE OF ADDERS

a)




SHIFT RIGHT TO ALIGN
Pi AND THE SUM
OF PARTIAL PRODUCTS

b)



(*)


MORE REGULAR



FASTER, SAME COST

(**) AS (*)

DESIGN &
SIMULATE IN
LOGISIM



FOR $n=m$
 $T \rightarrow 3n \cdot 2t_g$

$$\{ \text{DELAY } T = t_{AND} + 3 \cdot t_c + t_s + 2t_c = 13t_g \quad t_s = t_c = 2t_g$$

IN GENERAL FOR $n \times m$ ARRAY MULTIPLIER

$$T = t_{AND} + (n-1)t_c + (t_s + t_c)(m-2)$$

$$\approx (n+2m-4)2t_g$$

MULTIPLICATION BIT MATRIX

	x_7y_0	x_6y_0	x_5y_0	x_4y_0	x_3y_0	x_2y_0	x_1y_0	x_0y_0
	x_7y_1	x_6y_1	x_5y_1	x_4y_1	x_3y_1	x_2y_1	x_1y_1	x_0y_1
	x_7y_2	x_6y_2	x_5y_2	x_4y_2	x_3y_2	x_2y_2	x_1y_2	x_0y_2
	x_7y_3	x_6y_3	x_5y_3	x_4y_3	x_3y_3	x_2y_3	x_1y_3	x_0y_3
	x_7y_4	x_6y_4	x_5y_4	x_4y_4	x_3y_4	x_2y_4	x_1y_4	x_0y_4
x_7y_5	x_6y_5	x_5y_5	x_4y_5	x_3y_5	x_2y_5	x_1y_5	x_0y_5	

Multiplier implementation:

- m arrays of n AND gates
- $m - 1$ n-bit adders




Figure 10.18: IMPLEMENTATION OF AN 8×6 MULTIPLIER: a) PRIMITIVE MODULES; b) NETWORK.

MULTIPLIER DELAY

- delay of the buffer which connects signal y_0 to the n AND gates
- delay of the AND gate
- delay of the adders

$$t_{\text{adders}} = t_c(n - 1) + t_s + (t_c + t_s)(m - 2)$$

If $t_s = t_c$, we get

$$t_{\text{adders}} = (n + 2(m - 2))t_s = (n + 2m - 4)t_s$$

FOR THE 8×6 CASE: $t_{\text{adders}} = (8 + 12 - 4)t_s = 16t_s$

EXAMPLE OF NETWORKS WITH STANDARD ARITHMETIC⁷⁶ MODULES

Inputs: $a[3], a[2], a[1], a[0], b[3], b[2], b[1], b[0] \in \{0, \dots, 2^{16} - 1\}$
 $\underline{e} = (e_3, e_2, e_1, e_0)$, $e_i \in \{0, 1\}$

Outputs: $c[3], c[2], c[1], c[0] \in \{0, \dots, 2^{17} - 1\}$
 $d \in \{0, 1, 2, 3\}$
 $f \in \{0, 1\}$ 

Function:

$$f = \begin{cases} 1 & \text{if} \quad \text{at least one } e_j = 1 \\ 0 & \text{otherwise} \end{cases}, \quad j = 0, 1, 2, 3$$

$$d = \begin{cases} i & \text{if} \quad e_i \text{ is the highest priority event} \\ 0 & \text{if} \quad \text{no event occurred} \end{cases}$$

$$c[i] = \begin{cases} a[i] + b[i] & \text{if} \quad e_i \text{ is the highest priority event} \\ 0 & \text{otherwise} \end{cases}$$

MODULAR IMPLEMENTATION

CONSISTS OF

- a PRIORITY ENCODER to determine the highest-priority event;
- an ADDER;
- two SELECTORS (multiplexers) to select the corresponding inputs to the adder;
- a DISTRIBUTOR (demultiplexer) to send the output of the adder to the corresponding system output; and
- an OR gate to determine whether at least one event has occurred.




Figure 10.19: NETWORK IN EXAMPLE 10.5