


# STANDARD COMBINATIONAL MODULES

---

- DECODERS
- ENCODERS
- MULTIPLEXERS (Selectors)
- DEMULTIPLEXERS (Distributors)
- SHIFTERS

OVERVIEW OF MAIN COMBINATIONAL  
MODULES

## 1. DECODER




$x_1$	$x_0$	$y_3$	$y_2$	$y_1$	$y_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

BINARY                  UNARY  
(1-OUT-OF-N)

$$y_i = m_i(x_1, x_0)$$

BINARY DECODER OF  $k$  INPUTS,  
PRODUCES  $2^k$  OUTPUTS, CORRESPONDING  
TO ALL MINTERMS.


## 2. ENCODER



$$y = i \text{ IF } x_i = 1, i \in \{0, 1, 2, 3\}$$

INDEX OF INPUT  
WITH VALUE 1


## 3. MULTIPLEXER — DATA ROUTING




$$S = 2S_1 + S_0 \in \{0, 1, 2, 3\}$$

$$y = x_S$$

SWITCH EQUIVALENT:




## 4. DEMULTIPLEXER — DATA ROUTING




$$S = 2S_1 + S_0 \in \{0, 1, 2, 3\}$$

$$y_S = x$$

SWITCH EQUIVALENT:



## 5. SHIFTER - BIT-VECTOR MOVEMENT



THERE ARE OTHER WIDELY USED COMBINATIONAL MODULES. FOR EXAMPLE,

- ADDERS
- ARITHMETIC-LOGIC UNITS (ALUs)
- MULTIPLIERS

# BINARY DECODERS

---

HIGH-LEVEL DESCRIPTION:

INPUTS:  $\underline{x} = (x_{n-1}, \dots, x_0)$ ,  $x_j \in \{0, 1\}$

Enable  $E \in \{0, 1\}$

OUTPUTS:  $\underline{y} = (y_{2^n-1}, \dots, y_0)$ ,  $y_i \in \{0, 1\}$

FUNCTION:  $y_i = \begin{cases} 1 & \text{if } (x = i) \text{ and } (E = 1) \\ 0 & \text{otherwise} \end{cases}$

$$x = \sum_{j=0}^{n-1} x_j 2^j$$

and

$$i = 0, \dots, 2^n - 1$$




Figure 9.1:  $n$ -INPUT BINARY DECODER.

# EXAMPLE 9.1: 3-INPUT BINARY DECODER

---

$E$	$x_2$	$x_1$	$x_0$	$x$	$y_7$	$y_6$	$y_5$	$y_4$	$y_3$	$y_2$	$y_1$	$y_0$
1	0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	1	0	0	0	0	0	0	1	0
1	0	1	0	2	0	0	0	0	0	1	0	0
1	0	1	1	3	0	0	0	0	1	0	0	0
1	1	0	0	4	0	0	0	1	0	0	0	0
1	1	0	1	5	0	0	1	0	0	0	0	0
1	1	1	0	6	0	1	0	0	0	0	0	0
1	1	1	1	7	1	0	0	0	0	0	0	0
0	-	-	-	-	0	0	0	0	0	0	0	0

## Example 9.1 (cont.)

---

**BINARY SPECIFICATION:**

**INPUTS:**  $\underline{x} = (x_{n-1}, \dots, x_0)$ ,  $x_j \in \{0, 1\}$   
 $E \in \{0, 1\}$

**OUTPUTS:**  $\underline{y} = (y_{2^n-1}, \dots, y_0)$ ,  $y_i \in \{0, 1\}$

**FUNCTION:**  $y_i = E \cdot m_i(\underline{x})$  ,  $i = 0, \dots, 2^n - 1$

## EXAMPLE 9.2: IMPLEMENTATION OF 2-INPUT DECODER <sup>6</sup>

---

$$y_0 = x'_1 x'_0 E \quad y_1 = x'_1 x_0 E \quad y_2 = x_1 x'_0 E \quad y_3 = x_1 x_0 E$$




Figure 9.2: GATE NETWORK IMPLEMENTATION OF 2-INPUT BINARY DECODER.

# DECODER USES





Figure 9.3: OPERATION DECODING.

CSMSIA

# BUS ACCESS CONTROL



$(E=1)$

$\Delta_1 \quad \Delta_0$		$e_3 \quad e_2 \quad e_1 \quad e_0$				BUS CONNECTED TO	
0	0	0	0	0	0	1	D
0	1	0	0	1	0		C
1	0	0	1	0	0		B
1	1	1	0	0	0		A

$(E=0) \quad e_i = 0 \quad \forall i$  NO SUBSYSTEM CONNECTED TO THE BUS

# DECODER USES

---





Figure 9.4: RANDOM ACCESS MEMORY (RAM): a) MODULE; b) ADDRESSING OF BINARY CELLS.

CS MSIA

MULTIBIT MEMORY:  $2^{14} \times 16\text{-BIT RAM}$



$DIN_0$  DATA-IN  
 $DIN = (DIN_{15}, \dots, DIN_0)$


$M_i$ ,  $i = 0, \dots, 15$

$2^{14} \times 1$  RAM

MODULE

$DOUT_0$  DATA-OUT

$DOUT = (DOUT_{15}, \dots, DOUT_0)$






$\left\{ \begin{array}{l} 2^{14} \text{ WORDS} \\ 16 \text{ BITS / WORD} \end{array} \right.$

$\rightarrow 16K \times 16$  RAM

$$K = 2^{10}$$

64Kx16 USING 16Kx16 RAM MODULES

 $M_i$  - 16Kx16 RAM MODULEONE RAM MODULE ENABLED  
AT A TIME FOR READ OR  
WRITE OPERATION

# BINARY DECODER AND OR GATE

---

- UNIVERSAL

EXAMPLE 9.5:

$x_2x_1x_0$	$z_2$	$z_1$	$z_0$
000	0	1	0
001	1	0	0
010	0	0	1
011	0	1	0
100	0	0	1
101	1	0	1
110	0	0	0
111	1	0	0

$$(y_7, \dots, y_0) = \text{DEC}(x_2, x_1, x_0, 1)$$

$$z_2(x_2, x_1, x_0) = y_1 + y_5 + y_7$$

$$z_1(x_2, x_1, x_0) = y_0 + y_3$$

$$z_0(x_2, x_1, x_0) = y_2 + y_4 + y_5$$





Figure 9.5: NETWORK IN EXAMPLE 9.5

CS M51A

# BCD TO 7-SEGMENT DECODER AND DISPLAY



BCD	7-SEGMENT DISPLAY
$b_3 \ b_2 \ b_1 \ b_0$	a b c d e f g
0 0 0 0	0 0 0 0 0 0 1
0 0 0 1	1 0 0 1 1 1 1
0 0 1 0	0 0 1 0 0 1 0
0 0 1 1	0 0 0 0 1 1 0
0 1 0 0	(1 0 0 1 1 0 0)
0 1 0 1	0 1 0 0 1 0 0
0 1 1 0	0 1 0 0 0 0 0
0 1 1 1	0 0 0 1 1 1 1
1 0 0 0	0 0 0 0 0 0 0
1 0 0 1	0 0 0 1 1 0 0

Curved arrows point from the BCD row 0100 to the 7-segment display row 1001100, and from the 7-segment display row 1001100 to the bottom diagram.


"4"  $\Rightarrow$

Bottom diagram shows the 7-segment display with segments labeled a through g. The state of each segment is indicated by a value next to its label:

- a = 1
- f = 0
- b = 0
- g = 0
- e = 1
- d = 1
- c = 0

CS M51A

# BCD TO 7-SEGMENT DECODER




$$y_i = E \cdot m_i(x) \quad i=0 \dots 2^n - 1 \Rightarrow \text{MINTERMS OF } n \text{ VARS.}$$

FOR LARGE  $n$ , FANIN OF AND GATES BECOMES  
A PROBLEM

SOLUTION: USE ASSOCIATIVITY OF AND TO OBTAIN  
A SUITABLE DECOMPOSITION

CONSIDER  $Z_5 = m_5(x_3, x_2, x_1, x_0)$



$$\text{AND}(m_1(x_3, x_2), m_1(x_1, x_0)) = m_5(x_3 x_2 x_1 x_0)$$

COINCIDENCE

$$x = 5 \Rightarrow Z_5 = 1$$


$$\begin{array}{r} 8 \\ 4 \\ 2 \\ 0 \\ \hline 1010 \end{array}$$

$m_1 = 1 \quad m_1 = 1$

$$\Rightarrow m_{4,1+1} = m_5$$

$$1 \cdot 4 + 1$$

4-TO-16 DECODER USING 2-TO-4 DECODERS  
AND 2-INPUT AND GATES



CS MSIA

## COINCIDENT DECODING

$$\begin{aligned}x &= (x_7 \ x_6 \ x_5 \ x_4 \ x_3 \ x_2 \ x_1 \ x_0) \\&= ((x_7 \ x_6 \ x_5 \ x_4)(x_3 \ x_2 \ x_1 \ x_0)) \\&= (\underline{x}_{\text{LEFT}}, \ \underline{x}_{\text{RIGHT}})\end{aligned}$$

$$x = 2^4 \cdot \underline{x}_{\text{LEFT}} + \underline{x}_{\text{RIGHT}}$$

LET  $\underline{y} = \text{DEC}(\underline{x}_{\text{LEFT}})$

$$\underline{w} = \text{DEC}(\underline{x}_{\text{RIGHT}})$$

$$\underline{z} = \text{DEC}(\underline{x})$$

$$z_2 = \text{AND}(y_2, w_t)$$

$$\Rightarrow i = 2^4 \cdot 1 + t$$

$$x = (\underbrace{0010}_y \ \underbrace{0100}_w) \quad \text{DEC}(\underline{x}) \Rightarrow z_{36} = 1$$

$$\left. \begin{array}{l} \text{DEC}(\underline{x}_{\text{LEFT}}) \Rightarrow y_2 = 1 \\ \text{DEC}(\underline{x}_{\text{RIGHT}}) \Rightarrow w_4 = 1 \end{array} \right\} \begin{array}{l} i = 2^4 \cdot 2 + 4 = 36 \\ z_{36} = \text{AND}(y_2, w_4) \end{array}$$




Figure 9.6: 8-INPUT COINCIDENT DECODER.


# $n$ -INPUT COINCIDENT DECODER

---

$$\underline{y} = \text{DEC}(\underline{x}_{\text{left}}, E)$$

$$\underline{w} = \text{DEC}(\underline{x}_{\text{right}}, 1)$$

$$\underline{z} = (\text{AND}(y_{2^{n/2}-1}, w_{2^{n/2}-1}), \dots, \text{AND}(y_s, w_t), \dots, \text{AND}(y_0, w_0))$$

Figure 9.7:  $n$ -INPUT COINCIDENT DECODER.

# TREE DECODING

---

$$\underline{x} = (\underline{x}_{\text{left}}, \underline{x}_{\text{right}})$$

$$\underline{x}_{\text{left}} = (x_3, x_2)$$

$$\underline{x}_{\text{right}} = (x_1, x_0)$$

# 4-INPUT TREE DECODER





Figure 9.8: 4-INPUT TREE DECODER.



4- INPUT, 16- OUTPUT

$$\underline{z} = \text{DEC}(\underline{x}, E) \quad \underline{x} = (x_3, x_2, x_1, x_0)$$

$$\underline{z} = (z_{15}, z_{14}, \dots, z_0) \quad \underline{x}_3 | \underline{x}_2 | \underline{x}_1 | \underline{x}_0 |$$



$$E_i = M_i(x_3, x_2) \quad i=0, 1, 2, 3$$

$$z_k = E_i(x_3, x_2) \cdot M_j(x_1, x_0) = M_i(x_3, x_2) \cdot M_j(x_1, x_0) = M_k(x_3, x_2, x_1, x_0)$$

FOR  $x = (\underbrace{1 \ 1}_{3} \ \underbrace{1 \ 0}_{2}) \Rightarrow k = 2^2 \cdot i + j$

$$k = 4 \cdot 3 + 2 = 14 \quad \text{DEC}(1110, 1) \Rightarrow z_{14} = 1$$

## $n$ -INPUT TREE DECODERr

---

$$\underline{w} = \text{DEC}(\underline{x}_{\text{left}}, E)$$

$$\underline{z} = (\text{DEC}(\underline{x}_{\text{right}}, w_{2^{n/2}-1}), \dots, \text{DEC}(\underline{x}_{\text{right}}, w_t), \dots, \text{DEC}(\underline{x}_{\text{right}}, w_0))$$




Figure 9.9:  $n$ -INPUT TWO-LEVEL TREE DECODER.

# COMPARISON OF DECODER NETWORKS


---




	Coincident	Tree
Decoder modules	2	$2^k + 1$
AND gates	$2^{2k}$	—
Load per network input	1 decoder input	$2^k$ decoder inputs (max)
Fanout per decoder output	$2^k$ AND inputs	1 enable input
Number of module inputs (related to number of connections)	$2k + 2 + 2^{2k+1}$	$1 + k + 2^k + k2^k$
Delay	$t_{\text{decoder}} + t_{\text{AND}}$	$2t_{\text{decoder}}$



# EXAMPLE 9.6: 6-INPUT DECODER



(a)



(b)

Figure 9.10: IMPLEMENTATION OF 6-INPUT DECODER. a) COINCIDENT DECODER. b) TREE DECODER.

## EXAMPLE 9.6 (cont.)

---

	Coincident	Tree
Decoder modules	2	9
AND gates	64	—
Load per network input	1 decoder input	8 decoder inputs (max)
Fanout per decoder output	8 AND inputs	1 enable input
Number of module inputs	136	36
Delay	$3d$	$4d$





Figure 9.11: a) SYSTEM WITH TREE DECODER.



(b)

Figure 9.11: b) SYSTEM WITH COINCIDENT DECODER.

# BINARY ENCODERS




Figure 9.12:  $2^n$ -INPUT BINARY ENCODER.

# BINARY ENCODER: HIGH-LEVEL SPECIFICATION

---

**INPUTS:**  $\underline{x} = (x_{2^n-1}, \dots, x_0)$ ,  $x_i \in \{0, 1\}$ , with at most one  $x_i = E \in \{0, 1\}$

**OUTPUTS:**  $\underline{y} = (y_{n-1}, \dots, y_0)$ ,  $y_j \in \{0, 1\}$   
 $A \in \{0, 1\}$

**FUNCTION:**  $y = \begin{cases} i & \text{if } (x_i = 1) \text{ and } (E = 1) \\ 0 & \text{otherwise} \end{cases}$   
 $A = \begin{cases} 1 & \text{if } (\text{some } x_i = 1) \text{ and } (E = 1) \\ 0 & \text{otherwise} \end{cases}$

$$y = \sum_{j=0}^{n-1} y_j 2^j, \quad i = 0, \dots, 2^n - 1$$

## EXAMPLE 9.7: FUNCTION OF AN 8-INPUT BINARY ENCODER

---

$E$	$x_7$	$x_6$	$x_5$	$x_4$	$x_3$	$x_2$	$x_1$	$x_0$	$y$	$y_2$	$y_1$	$y_0$	$A$
1	0	0	0	0	0	0	0	1	0	0	0	0	1
1	0	0	0	0	0	0	1	0	1	0	0	1	1
1	0	0	0	0	0	1	0	0	2	0	1	0	1
1	0	0	0	0	1	0	0	0	3	0	1	1	1
1	0	0	0	1	0	0	0	0	4	1	0	0	1
1	0	0	0	1	0	0	0	0	5	1	0	1	1
1	0	0	1	0	0	0	0	0	6	1	1	0	1
1	0	1	0	0	0	0	0	0	7	1	1	1	1
1	1	0	0	0	0	0	0	0	0	0	0	0	0
0	-	-	-	-	-	-	-	-	0	0	0	0	0

# BINARY SPECIFICATION OF ENCODER

---

**INPUTS:**  $\underline{x} = (x_{2^n-1}, \dots, x_0)$ ,  $x_i \in \{0, 1\}$   
,

$$E \in \{0, 1\}$$

**OUTPUTS:**  $\underline{y} = (y_{n-1}, \dots, y_0)$ ,  $y_j \in \{0, 1\}$

$$A \in \{0, 1\}$$

**FUNCTION:**  $y_j = E \cdot \Sigma(x_k)$ ,  $j = 0, \dots, n - 1$



$$A = E \cdot \Sigma(x_i)$$
,  $i = 0, \dots, 2^n - 1$

## EXAMPLE 9.8

---

$$y_0 = E \cdot (x_1 + x_3 + x_5 + x_7)$$

$$y_1 = E \cdot (x_2 + x_3 + x_6 + x_7)$$

$$y_2 = E \cdot (x_4 + x_5 + x_6 + x_7)$$

$$A = E \cdot (x_0 + x_1 + x_2 + x_3 + x_4 + x_5 + x_6 + x_7)$$




Figure 9.13: IMPLEMENTATION OF AN 8-INPUT BINARY ENCODER.

# USES OF BINARY ENCODERS

---





Figure 9.14: WIND DIRECTION ENCODER.

$\underline{x} = (x_{15}, x_{14}, \dots, x_1, x_0)$  WITH AT MOST ONE  $x_i = 1$

$\underline{y} = (y_3, y_2, y_1, y_0)$ , A

	$y_3$	$y_2$	$y_1$	$y_0$
$x_0$	0	0	0	0
$x_1$	0	0	1	0
$x_2$	1	0	0	0
$x_3$	1	1	0	0
$x_4$	0	1	0	0
$x_5$	0	1	0	0
$x_6$	1	0	0	0
$x_7$	1	1	0	0
$x_8$	1	0	0	0
$x_9$	0	1	0	0
$x_{10}$	1	0	0	0
$x_{11}$	1	1	0	0
$x_{12}$	1	1	0	0
$x_{13}$	0	1	0	0
$x_{14}$	1	0	0	0
$x_{15}$	1	1	0	0



# PRIORITY ENCODERS: HIGH-LEVEL DESCRIPTION

---

**INPUTS:**  $\underline{x} = (x_{2^n-1}, \dots, x_0)$ ,  $x_i \in \{0, 1\}$

**OUTPUTS:**  $\underline{y} = (y_{n-1}, \dots, y_0)$ ,  $y_j \in \{0, 1\}$

**FUNCTION:**

$$y = \begin{cases} i & \text{if } (x_i = 1) \text{ and } (x_k = 0, k > i) \text{ and } (E = 1) \\ 0 & \text{otherwise} \end{cases}$$

$$A = \begin{cases} 1 & \text{if } (\text{some } x_i = 1) \text{ and } (E = 1) \\ 0 & \text{otherwise} \end{cases}$$

$$y = \sum_{j=0}^{n-1} y_j 2^j, \quad i, k \in \{0, 1, \dots, 2^n - 1\}$$



# 8-INPUT PRIORITY ENCODER

---

$E$	$x_7$	$x_6$	$x_5$	$x_4$	$x_3$	$x_2$	$x_1$	$x_0$	$y_2$	$y_1$	$y_0$	$A$
1	0	0	0	0	0	0	0	1	0	0	0	1
1	0	0	0	0	0	0	1	-	0	0	1	1
1	0	0	0	0	0	1	-	-	0	1	0	1
1	0	0	0	0	1	-	-	-	0	1	1	1
1	0	0	0	1	-	-	-	-	1	0	0	1
1	0	0	1	-	-	-	-	-	1	0	1	1
1	0	1	-	-	-	-	-	-	1	1	0	1
1	1	-	-	-	-	-	-	-	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0	0	0
0	-	-	-	-	-	-	-	-	0	0	0	0




Figure 9.15: PRIORITY ENCODER.

# PRIORITY RESOLUTION: HIGH-LEVEL AND BINARY-LEVEL DESCRIPTION

---

Inputs:  $\underline{x} = (x_{2^n-1}, \dots, x_0)$ ,  $x_i \in \{0, 1\}$

Outputs:  $\underline{z} = (z_{2^n-1}, \dots, z_0)$ ,  $z_i \in \{0, 1\}$


Function:  $z_i = \begin{cases} 1 & \text{if } (x_i = 1) \text{ and } (x_k = 0, k > i) \\ 0 & \text{otherwise} \end{cases}$   
with  $i, k = 0, 1, \dots, 2^n - 1$

- BINARY DESCRIPTION:

$$z_i = x'_{2^n-1} x'_{2^n-2} \dots x'_{i+1} x_i \quad , \quad i = 0, 1, \dots, 2^n - 1$$

OR ITERATIVELY

$$\begin{aligned} c_{i-1} &= c_i + x_i \\ z_i &= c'_i x_i \end{aligned}$$




$$z_i = x_{2^n-1}' x_{2^n-2}' \dots x_{i+1}' x_i = c_i' x_i$$

$$z_{i-1} = x_{2^n-1}' x_{2^n-2}' \dots x_{i+1}' x_i' x_{i-1} = c_{i-1}' x_{i-1}$$

etc.  $c_{i-1}' = c_i' x_i'$  or  $c_{i-1} = c_i + x_i$

$c_{i-2}$  | AND

$$z_i = c_i' x_i$$




$c_i$   
etc.


DELAY: (WORST CASE)

$$T = (n-1) t_{\text{NOT}} + t_{\text{NOT}} + t_{\text{AND}}$$

(LINEAR IN n)



(a)



(b)

Figure 9.16: 4-BIT PRIORITY RESOLUTION NETWORKS: a) PARALLEL; b) ITERATIVE.

# USES OF PRIORITY ENCODERS

---




Figure 9.17: RESOLVING INTERRUPT REQUESTS USING A PRIORITY ENCODER.





Figure 9.18: DETECTING THE LEFTMOST 1 IN A BIT-VECTOR AND REMOVING LEADING ZEROES.

CSM51A  
(EX.9.9)

3-BIT GRAY-TO-BINARY CODE  
USING BINARY DECODER AND ENCODER

DECIMAL	GRAY CODE	DECODED OUT	ENCODER IN	ENCODER OUT
<i>N</i>	$g_2 \ g_1 \ g_0$			$b_2 \ b_1 \ b_0$
0	0 0 0	0	0	0 0 0
1	0 0 1	1	1	0 0 1
2	0 1 1	3	2	0 1 0
3	0 1 0	2	3	0 1 1
4	1 1 0	6	4	1 0 0
5	1 1 1	7	5	1 0 1
6	1 0 1	5	6	1 1 0
7	1 0 0	4	7	1 1 1




CS M51A

COMPUTE  $y = (3x) \bmod 8$  USING  
BINARY DECODER AND ENCODER

INPUT:  $x \in \{0, 1, 2, \dots, 7\}$     OUTPUT:  $y \in \{0, 1, 2, \dots, 7\}$

$x$	0	1	2	3	4	5	6	7
$y$	0	3	6	1	4	7	2	5



$$\underline{x} = (1 \ 1 \ 0) \xrightarrow{\text{IN}} z_6 \xrightarrow{\text{OUT}} \underline{z_6} \xrightarrow{\text{IN}} \underline{y} = (0 \ 1 \ 0) \xrightarrow{\text{OUT}}$$

# MULTIPLEXERS (selectors)

---

- HIGH-LEVEL AND BINARY-LEVEL DESCRIPTION


INPUTS:  $\underline{x} = (x_{2^n-1}, \dots, x_0), \quad x_i \in \{0, 1\}$   
 $\underline{s} = (s_{n-1}, \dots, s_0), \quad s_j \in \{0, 1\}$   
 $E \in \{0, 1\}$

OUTPUTS:  $z \in \{0, 1\}$

FUNCTION:  $z = \begin{cases} x_s & \text{if } E = 1 \\ 0 & \text{if } E = 0 \end{cases}$

$$s = \sum_{j=0}^{n-1} s_j 2^j$$

$$z = E \cdot \left[ \sum_{i=0}^{2^n-1} x_i \cdot m_i(\underline{s}) \right]$$



## EXAMPLE 9.11: 4-INPUT MULTIPLEXER

---

$E$	$s_1$	$s_0$	$z$
1	0	0	$x_0$
1	0	1	$x_1$
1	1	0	$x_2$
1	1	1	$x_3$
0	-	-	0

$$\begin{aligned}
 z &= E \cdot (x_0 m_0(s_1, s_0) + x_1 m_1(s_1, s_0) + x_2 m_2(s_1, s_0) + x_3 m_3(s_1, s_0)) \\
 &= E \cdot (x_0 s'_1 s'_0 + x_1 s'_1 s_0 + x_2 s_1 s'_0 + x_3 s_1 s_0)
 \end{aligned}$$




Figure 9.20: GATE IMPLEMENTATION OF 4-INPUT MULTIPLEXER

# TYPICAL USES

---




Figure 9.21: MULTIPLEXER: EXAMPLE OF USE.

# MULTIPLEXER AS UNIVERSAL COMBINATIONAL MODULE<sup>43</sup>

---

- connect input variables  $\underline{x}$  to select inputs of multiplexer  $\underline{s}$
- set data inputs to multiplexer equal to values of function for corresponding assignment of select variables
- using a variable at data inputs reduces size of the multiplexer

# EXAMPLE

---

$$E(x_2, x_1, x_0) = \Sigma m(1, 2, 4, 6, 7)$$



$$= x'_2(x'_1x_0) + x'_2(x_1x'_0) + x_2(x'_1x'_0) + x_2(x_1x'_0) + x_2(x_1x_0)$$

$$= x'_2m_1(x_1, x_0) + x'_2m_2(x_1, x_0)$$

$$+ x_2m_0(x_1, x_0) + x_2m_2(x_1, x_0) + x_2m_3(x_1, x_0)$$

$$= x_2m_0(x_1, x_0) + x'_2m_1(x_1, x_0)$$

$$+ 1 \cdot m_2(x_1, x_0) + x_2m_3(x_1, x_0)$$




Figure 9.22: IMPLEMENTATION OF  $f(x_2, x_1, x_0) = \text{one-set}(1,2,4,6,7)$ : a) 8-INPUT MULTIPLEXER; b) K-map; c) 4-INPUT MULTIPLEXER.

## EXAMPLE 9.12: ONE-BIT ADDER

---


INPUTS:  $a, b, c_{in} \in \{0, 1\}$   
 OUTPUTS:  $z, c_{out} \in \{0, 1\}$

$a$	$b$	$c_{in}$	$z$	$c_{out}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\begin{aligned}
 z &= (a'b') \cdot c_{in} + (a'b) \cdot c'_{in} + (ab') \cdot c'_{in} + (ab) \cdot c_{in} \\
 &= c_{in}m_0(a, b) + c'_{in}m_1(a, b) + c'_{in}m_2(a, b) + c_{in}m_3(a, b)
 \end{aligned}$$

$$c_{out} = 0 \cdot m_0(a, b) + c_{in}m_1(a, b) + c_{in}m_2(a, b) + 1 \cdot m_3(a, b)$$

47



$z:$	$c_{in}$
0	0
1	1
0	0
1	1

$a$

$b$

$c_{out}:$	$c_{in}$
0	0
0	1
1	1
1	0

$a$

$b$

$c_{in}$	$c'_{in}$
$c'_{in}$	$c_{in}$

$a$

$b$

0	$c_{in}$
$c_{in}$	1

$a$


$b$

CSMSIA

## MULTIPLEXER NETWORKS : EXAMPLES


8-TO-1 MUX USING 4-TO-1 MUXES

+ GATES



IF MUX OUTPUT  
IS 3-STATE,  
OR GATE NOT  
NEEDED.

64-to-1 MUX (WITH DECODER + 8-1 MUXES  
WITH 3-STATE OUTPUTS)



MUX CAN BE GENERALIZED

$$Z = \text{MUX}(x_1, x_0, s) = x_1 s + x_0 s' = \begin{cases} x_1 & \text{IF } s \\ x_0 & \text{IF } s' \end{cases}$$

REPLACE  $x_1$  AND  $x_0$  WITH  $k$ -BIT

VECTORS  $\underline{x}_1 = (x_{1,k-1}, \dots, x_{1,1}, x_{1,0})$  AND

$$\underline{x}_0 = (x_{0,k-1}, \dots, x_{0,1}, x_{0,0})$$

AND  $Z$  WITH



$$\underline{Z} = (Z_{k-1}, \dots, Z_0)$$

NOW

$$\underline{Z} = \begin{cases} \underline{x}_1 & \text{IF } \Delta \\ \underline{x}_0 & \text{IF } A \end{cases}$$


AT BIT-LEVEL

$$Z_i = \begin{cases} x_{1,i} & \text{IF } \Delta \\ x_{0,i} & \text{IF } A' \end{cases} \quad i = 0, \dots, k-1$$



( $2 \rightarrow 2^{k-1}$  VMUX  
MADE OF  $k$   $2 \rightarrow 2^1$   
MUXES )

CAN BE EXTENDED TO MORE INPUTS



# MULTIPLEXER TREES

---

$$\underline{s}_{\text{left}} = (s_3, s_2)$$

$$\underline{s}_{\text{right}} = (s_1, s_0)$$

$$w_j = x_{(4j+s_{\text{right}})} \quad , \quad 0 \leq j \leq 3$$

$$z = w_{s_{\text{left}}}$$

$$s = 4s_{\text{left}} + s_{\text{right}}$$

$$z = x_{4s_{\text{left}}+s_{\text{right}}} = x_s$$

# 16-INPUT TREE MULTIPLEXER




Figure 9.24: TREE IMPLEMENTATION OF A 16-INPUT MULTIPLEXER.

DESIGN THE CHARACTER REPLACEMENT  
SYSTEM (EXAMPLE 2.2)


INPUT:  $\underline{x} = (x_3, x_2, x_1, x_0)$ ,  $x_i \in \{A, B, \dots, Z, a, b, \dots, z\}$   
 $y \in \{A, \dots, z\}$   
 $k \in \{0, 1, 2, 3\}$

OUTPUT:  $\underline{z} = (z_3, z_2, z_1, z_0)$ ,  $z_i \in \{A, B, \dots, Z, a, b, \dots, z\}$

FUNCTION:

$$z_j = \begin{cases} x_j & \text{if } j \neq k \\ y & \text{if } j = k \end{cases}$$

EXAMPLE:  $\underline{x} = (\text{C A S E})$     $y = R$     $k = 1$   
 $\underline{z} = (\text{C A R E})$



CHAR

$$\underline{x}_j = (x_{j1}, x_{j2}, \dots, x_{j0})$$

$$\underline{y} = (y_1, y_2, \dots, y_0)$$

$$x_{jk} \in \{0, 1\}$$


$$y_j \in \{0, 1\}$$

$$k_1, k_0 \in \{0, 1\}$$

MODULES: VM — 8-BIT 2-TO-1 MUX (VECTOR MUX OF WIDTH 8)

$$z_j = \begin{cases} x_j & \text{IF } s_j = 0 \\ y & \text{IF } s_j = 1 \end{cases}$$

DECODER: D  $\underline{s} = (s_3, s_2, s_1, s_0) = \text{DEC}(k, k_0)$



COST:

1 2-TO-4 BINARY DECODER

$4 \times (8 \text{ 2-TO-1})$  MULTIPLEXERS

= 32 2-TO-1 MUXES

DELAY:

$$T = t_{\text{DEC}} + t_{\text{2-1 MUX}}$$

~ 5 LOGIC LEVELS

# DEMULTIPLEXERS (distributors)

---

- A HIGH-LEVEL DESCRIPTION:


INPUTS:  $x, E \in \{0, 1\}$

$\underline{s} = (s_{n-1}, \dots, s_0)$  ,  $s_j \in \{0, 1\}$

OUTPUTS:  $\underline{y} = (y_{2^n-1}, \dots, y_0)$  ,  $y_i \in \{0, 1\}$

FUNCTION:  $y_i = \begin{cases} x & \text{if } (i = s) \text{ and } (E = 1) \\ 0 & \text{if } (i \neq s) \text{ or } (E = 0) \end{cases}$

$$s = \sum_{j=0}^{n-1} s_j 2^j, \quad 0 \leq i \leq 2^n - 1$$

Figure 9.25:  $2^n$ -OUTPUT DEMULTIPLEXER.

## EXAMPLE 9.13: 4-OUTPUT DEMULTIPLEXER

---

$E$	$s_1$	$s_0$	$s$	$y_3$	$y_2$	$y_1$	$y_0$
1	0	0	0	0	0	0	$x$
1	0	1	1	0	0	$x$	0
1	1	0	2	0	$x$	0	0
1	1	1	3	$x$	0	0	0
0	-	-	-	0	0	0	0

$$y_i = E \cdot x \cdot m_i(\underline{s}), \quad 0 \leq i \leq 2^n - 1$$




Figure 9.26: GATE NETWORK IMPLEMENTATION OF A 4-OUTPUT DEMULTIPLEXER.




Figure 9.27: DEMULTIPLEXER: example of use.

# SIMPLE SHIFTER




Figure 9.28: *n*-BIT SIMPLE SHIFTER: a) BLOCK DIAGRAM; b) RIGHT SHIFT; c) LEFT SHIFT.

# SIMPLE SHIFTER: HIGH-LEVEL DESCRIPTION

---

INPUTS:  $\underline{x} = (x_n, x_{n-1}, \dots, x_0, x_{-1})$  ,  $x_j \in \{0, 1\}$

$d \in \{RIGHT, LEFT\}$

$s \in \{YES, NO\}$

$E \in \{0, 1\}$

OUTPUTS:  $\underline{y} = (y_{n-1}, \dots, y_0)$  ,  $y_j \in \{0, 1\}$

FUNCTION:

$$y_i = \begin{cases} x_{i-1} & \text{if } (d = LEFT) \text{ and } (s = YES) \text{ and } (E = 0) \\ x_{i+1} & \text{if } (d = RIGHT) \text{ and } (s = YES) \text{ and } (E = 0) \\ x_i & \text{if } (s = NO) \text{ and } (E = 1) \\ 0 & \text{if } (E = 0) \end{cases} \quad \text{for } 0 \leq i \leq n - 1.$$

$$x_{-1} = \begin{cases} 0 & \text{left shift with 0 insert} \\ 1 & \text{left shift with 1 insert} \\ x_{n-1} & \text{left rotate} \end{cases}$$

$$x_n = \begin{cases} 0 & \text{right shift with 0 insert} \\ 1 & \text{right shift with 1 insert} \\ x_0 & \text{right rotate} \end{cases}$$

## EXAMPLE 9.14: 4-INPUT SHIFTER

---

	Control		Data					
	$s$	$d$	$x_4$	$x_3$	$x_2$	$x_1$	$x_0$	$x_{-1}$
			1	0	0	1	1	0
No shift	NO	-	0	0	1	1		
Right shift	YES	RIGHT	1	0	0	1		
Left shift	YES	LEFT	0	1	1	0		
			$y_3$	$y_2$	$y_1$	$y_0$		




Coding:


$s$	$d$
0   NO	0   RIGHT
1   YES	1   LEFT

## NOTES ON SHIFTERS


— FOR UNIFORM BIT-VECTOR MOVEMENTS:

LEFT / RIGHT; 1, 2, 3 ..., p POSITIONS





(a)




(b)


Figure 9.29: IMPLEMENTATION OF A SIMPLE SHIFTER: a) WITH GATES; b) WITH MULTIPLEXERS.

P-SHIFTER, BIDIRECTIONAL  
(UNIDIRECTIONAL)

8-BIT, 3-SHIFTER:



ROTATOR (LEFT/RIGHT)



$$La = R(n-a)$$

# $p$ -SHIFTER: HIGH-LEVEL DESCRIPTION

---

INPUTS:  $\underline{x} = (x_{n+p-1}, \dots, x_n, x_{n-1}, \dots, x_0, x_{-1}, \dots, x_{-p})$ ,  $x_j$   
 $s \in \{0, 1, \dots, p\}$   
 $d \in \{\text{LEFT}, \text{RIGHT}\}$   
 $E \in \{0, 1\}$

OUTPUTS:  $\underline{y} = (y_{n-1}, \dots, y_0)$ ,  $y_j \in \{0, 1\}$

## FUNCTION:

$$y_i = \begin{cases} x_{i-s} & \text{if } (d = \text{LEFT}) \text{ and } (E = 1) \\ x_{i+s} & \text{if } (d = \text{RIGHT}) \text{ and } (E = 1) \\ 0 & \text{if } (E = 0) \end{cases}$$

$$0 \leq i \leq n - 1$$

# $p$ -SHIFTER

---




Figure 9.30:  $n$ -BIT  $p$ -SHIFTER.

# BARREL SHIFTER

---




Figure 9.31: BARREL SHIFTER FOR  $p = 15$ .

# LEFT ROTATE BARREL SHIFTER


ROTATE DISTANCE  $S = \sum_{i=0}^j S_i 2^i$

$$S_0 = \begin{cases} 1 & \text{ROTATE 1} \\ 0 & \text{NO ROTATE} \end{cases}$$

$$S = 5 \\ = 1 \ 0 \ 1 \text{ ROTATE}$$

$$S_1 = \begin{cases} 1 & \text{ROTATE 2} \\ 0 & \text{NO ROTATE} \end{cases}$$

$$S_2 = \begin{cases} 1 & \text{ROTATE 4} \\ 0 & \text{NO ROTATE} \end{cases}$$



$$RL2 = R26 \quad x5 \quad x6 \quad x3 \quad x2 \quad x1 \quad x0 \quad x7 \quad x6$$

$$RR1 = RL7 \quad x0 \quad x7 \quad x6 \quad x5 \quad x4 \quad x3 \quad x2 \quad x1$$

## EXAMPLES OF ROTATIONS:

IN       $x_7 \ x_6 \ x_5 \ x_4 \ x_3 \ x_2 \ x_1 \ x_0$

---

$\begin{matrix} RR6 \\ \equiv RLR \end{matrix}$

$$\Delta = (010)$$

STAGE	ROTATE	OUT
1	0	$x_7 \ x_6 \ x_5 \ x_4 \ x_3 \ x_2 \ x_1 \ x_0$
2	2	$x_5 \ x_4 \ x_3 \ x_2 \ x_1 \ x_0 \ x_7 \ x_6$
3	0	$x_5 \ x_4 \ x_3 \ x_2 \ x_1 \ x_0 \ x_7 \ x_6$

DL7

$$\Gamma = (111)$$

STAGE	ROTATE	OUT
1	1	$x_6 \ x_5 \ x_4 \ x_3 \ x_2 \ x_1 \ x_0 \ x_7$
2	2	$x_4 \ x_3 \ x_2 \ x_1 \ x_0 \ x_7 \ x_6 \ x_5$
3	4	$x_0 \ x_7 \ x_6 \ x_5 \ x_4 \ x_3 \ x_2 \ x_1$

# UNIDIRECTIONAL SHIFTERS

---




Figure 9.32: MULTIPLEXER IMPLEMENTATION OF A 4-BIT RIGHT 3-SHIFTER.

## TYPICAL USES OF SHIFTERS

---

- ALIGNMENT OF A BIT-VECTOR
- REMOVAL OF THE LEADING (or trailing) BITS OF A VECTOR
- PERFORMING MULTIPLICATION OR DIVISION BY A POWER OF TWO
- EXTRACTING A SUBVECTOR from a bit-vector, using a shifter instead of a selector

CS M51A

P-SHIFTER CAN BE USED TO  
MULTIPLY AND DIVIDE BY POWERS  
OF 2.

$$(L) \quad y = x \cdot 2^s \quad S = \{0, 1, 2, \dots; P\}$$

$$(R) \quad z = \left\lfloor \frac{x}{2^s} \right\rfloor$$

$$x = 00000101 = 5$$

$$L3(x) = 00101000 = 40 = 5 \times 2^3$$

$$x = 00001101 = 13$$

$$R2(x) = 00000001 = 3 = \left\lfloor 13 \cdot \frac{1}{2^2} \right\rfloor$$