

Digital Logic

Lecture 4

2nd Stage
Computer Science Department
Faculty of Science
Soran University

Topics covered

- ♦ Introduction
- ♦ Logic Gates
 - OR gate
 - AND gate
 - NOT gate
 - NAND gate
 - NOR gate
 - EXOR gate
 - EXNOR gates.
- ♦ Universal gates


Logic Gates



- A logic gate is an electronic circuit/device which makes logic decisions.
- Most logic gates are two inputs and one output.
- At any given moment, every terminal is in one of the two binary conditions low (0) or high(1), represented by different voltage levels.
- In most logic gates, the low state is approximately 0v, while the high state is approximately 5v.


Logic Circuit Design:





X	У	Z	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1


$$F = x + y'z$$



Logic Gates



The most common logic gates used are:




1-Basic gates



OR gate

The OR gate is an electronic circuit that its output is true if at least one input is true. The symbol '+' indicates the OR operation.



X	у	Z
0	0	0
0	1	1
1	0	1
1	1	1

1-Basic gates



AND gate

The AND gate is also a basic kind of digital circuit. The output of the AND gate is one only when both inputs are one. A dot (.) is used to show the AND operation i.e. A.B.

\mathcal{X}		7
ν	厂	4
		$z = x \cdot y = x y$


X	у	z
0	0	0
0	1	0
1	0	0
1	1	1

1-Basic gates



NOT gate

A NOT gate is a basic gate that has one input and one output that produces an inverted version of the input at its output. It is also known as an inverter. If the input variable is A, the inverted output is known as NOT A. This is also shown as A', or A with a bar over the top.




X	\mathcal{Z}
0	1
1	0

Switching Circuits





Representing AND Gate by Electric Circuit




SW1	SW2	Lamp

Switching Circuits





Representing OR Gate by Electric Circuit




SW1	SW2	Lamp


Binary Logic



♦ Logic gates

Graphic Symbols and Input-Output Signals for Logic gates:







NAND Gate

The **NAND** gate represents the complement of the AND operation. Its name is an abbreviation of NOT AND.

A	\neg
R	_ P—
D	

Input		Output
Α	В	Υ
0	0	1
0	1	1
1	0	1
1	1	0

$$Y = \overline{A.B}$$



NOR Gate

The NOR gate represents the complement of the OR operation. Its name is an abbreviation of NOT OR.

Input		Output
A	В	Q
0	0	1
0	1	0
1	0	0
1	1	0

$$\begin{array}{c} A \\ B \end{array}$$

$$Q = \overline{A + B}$$


3- Derived gates



X-OR Gate

The output is high when either of inputs A or B is high, but not if both A and B are high. It is consists of a five gates (two AND, two NOT, and one OR)

Input		Output
A	В	Q
0	0	0
0	1	1
1	0	1
1	1	0




3- Derived gates



X-NOR Gate

This is an X-OR gate with the output inverted. It is consists of a five gates (two AND, two NOT, and one OR)




Input		Output
A	В	Y
0	0	1
0	1	0
1	0	0
1	1	1

$$Y = A \otimes B$$
$$Y = \overline{A \oplus B}$$




Example1: Convert the following diagram to logic function






Example1: Convert the following diagram to logic function






Example2: Convert the following diagram to logic function






Example2: Convert the following diagram to logic function






Example3: Find the logic function for the following logic diagram.






Example3: Find the logic function for the following logic diagram.





Classwork 1:

Find the logic function for the following logic diagram.






Example 1: Consider the following **Boolean expression**:

$$(A.B) + (A+B)$$

Write the truth table and draw the logic diagram for it.

Α	В	AB	A+B	AB + (A+B)
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	1

Truth Table






Example 2: Consider the following Boolean expression:

A' ⊕ (**AB**)

Write the truth table and draw the logic diagram for it.


Α	В	A'	AB	A' ⊕ (AB)
0	0	1	0	1
0	1	1	0	1
1	0	0	0	0
1	1	0	1	1

Truth Table





Example3: Convert the following logic function to diagram





Classwork 2:

For the following logic function draw the logic diagram.

$$F(A,B,C) = A + \overline{(\overline{B}+C)} + \overline{(B.\overline{C})} + \overline{A}$$

Exercises-3



For the following logic function draw the logic diagram and write the truth table.

1)
$$F(X,Y,Z) = (Z + \overline{X}) \otimes (\overline{Y} + X) + \overline{Y} + \overline{X})$$

2)
$$F(X,Y) = \overline{(\overline{X} \otimes \overline{Y}) + \overline{(X \oplus Y)}} + (X + \overline{Y})$$

Deadline: October 22, 2022 @ 11:59 PM

Homework 4



For the following logic function draw the logic diagram and write the truth table.

1)
$$F = \overline{(X + Y)} \cdot (\overline{X} \otimes \overline{Y}) + \overline{(X + Y)}$$

2)
$$F = \overline{XYZ + (\overline{Z} + X)} \cdot \overline{(Y \cdot \overline{X}) + \overline{Y}}$$

3)
$$F = \overline{(X.\overline{Y}).Z} \oplus Y + (Z \otimes \overline{Z})$$

Deadline: October 28, 2022 @ 11:59 PM



NAND and NOR gates are referred to as universal gates as the three basic gates can be constructed using either one of the two.

This therefore implies that <u>all</u> logic circuits can be constructed using either of the gates.



- > NOT gate Using NANDs gate only
 - ✓ If we tie the inputs of a NAND together then we limit the possible input combinations to two, 1 1 and 0 0.
 - ✓ These are shown on the table, if the input is 0 the output is 1 and vice versa.


А	Q
0	1
1	0



> AND gate Using NANDs gate only

$$((A.B)')' = A.B$$

Α	В	A . B	$\overline{A.B}$	$\overline{\overline{A.B}}$
0	0	0	1	0
0	1	0	1	0
1	0	0	1	0
1	1	1	0	1





OR Using NANDs Only


А	В	A + B	$\overline{\overline{A}}$	\overline{B}	$\overline{A} \cdot \overline{B}$	$\overline{\overline{A} \cdot \overline{B}}$
0	0	0	1	1	1	0
0	1	1	1	0	0	1
1	0	1	0	1	0	1
1	1	1	0	0	0	1

✓ If we invert our result we see that the 3rd and 7th column are identical.



> OR Using NANDs Only


$$(A'B')' = A + B$$





> NOR Using NANDs Only


$$(A'B')')' = A + B$$





> XOR Using NANDs Only


$$((A.(A.B)')'(B.(A.B)')')' = A \oplus C$$





> XNOR Using NANDs Only


$$((A'.B')'(A.B)')' = A \otimes C$$






> NOT gate Using NORs gate only

$$(A+A)'=A'$$






Α	Y
0	1
1	0



> AND gate Using NORs gate only


$$(A'+B')'=A.B$$






> OR Using NORs Only

$$((A+B)')' = A+B$$






> NAND Using NORs Only





> XOR Using NORs Only





> XNOR Using NORs Only

