



Python Productivity for Zynq

Parimal Patel
XUP Senior Systems Engineer



Platform evolution

Raspberry PI



Desktop Linux on ARM Microprocessors


Arduino



Low-level, ‘bit-banging’ microcontroller




FPGA



Fast, parallel, customizable logic

Field Programmable Gate Arrays (FPGAs)



Microprocessors, microcontrollers and FPGA logic, integrated with high bandwidth interconnect & IO



Platform integration


The Zynq/ZynqUltraScale+ family integrates

- ARM microprocessors
- Programmable logic (FPGA)
- High-speed IO
- Multiple soft micro-controllers (optional)

With high bandwidth connections between
all the components

... and dynamic reconfiguration

Xilinx ZYNQ UltraScale+




© Copyright 2018 Xilinx

 XILINX®


ZYNQ and ZYNQ UltraSCALE⁺

Best-in-class, All Programmable SoCs

ZYNQ 7000



ZYNQ UltraSCALE⁺



FPGAs and tightly-integrated CPUs enable entirely new opportunities



Python Productivity on Zynq

Applications




Domain Experts
Software Engineers

Software



Embedded software
Engineers

Hardware



Hardware
Engineers

New users are not always hardware designers,
or embedded systems designers



*Enables more people to program Xilinx
processing platforms, more productively*

AND

*Offers more rapid development for h/w designers
and embedded s/w engineers*




PYNQ Vision

- > Make Zynq so easy-to-use that programmers can access the benefits of FPGAs without learning advanced digital design skills






Python Productivity for Zynq





PYNQ is a Framework



Jupyter Notebooks ... the engine of data science

The screenshot shows a Jupyter Notebook interface with several code cells and their outputs.

In [8]:

```
5. Execute the last convolutional layer in Python
In [8]: start = datetime.now()
conv7_out_reshaped = conv7_out.reshape(out_din,out_dim,out_ch)
conv7_out_swapped = np.swapaxes(conv7_out_reshaped, 0, 1) # exp 2
conv7_out_swapped = conv7_out_swapped[:,np.newaxis, :, :, :]
conv8_output = utils.conv_layer(conv7_out_swapped,conv8_weights_correct,b=conv8_bias_broadcast,stride=1)
conv8_output = conv8_output.ctypes.data_as(ctypes.POINTER(ctypes.c_float))

end = datetime.now()
micros = int((end - start).total_seconds() * 1000000)
print("last layer DNN implementation took {} microseconds".format(micros))
print(micros, file=open("timestamp.txt", "w"))

Last layer DNN implementation took 189980 microseconds
```

6. Draw detection boxes using Darknet

The image postprocessing (drawing the bounding boxes) is performed in darknet using python bindings.

In [7]:

```
lib.forward_region_layer_pointer_noLayer(net_darknet,conv8_out)
tresh = c_float(0.3)
tresh_low = c_float(0.8)
tresh_high = c_float(0.9)
file_name_out = c_char_p("./home/xilinx/jupyter_notebooks/nn/detection_out".encode())
file_name_probs = c_char_p("./home/xilinx/jupyter_notebooks/nn/probabilities.txt".encode())
file_names_voc = c_char_p("./darknet/data/voc.names".encode())
file_name_out.value.decode()
file_name_probs.value.decode()
file_names_voc.value.decode()
lib.draw_detection_python(net_darknet, file_name, tresh, thresh_high,file_names_voc, darknet_path, file_name_out, file_name_probs);

prob_line_file = open(file_name_probs.value,"r").read().splitlines()
detections = []
for line in prob_line_file:
    probability = line.split(":")
    detections.append((probability[0], probability[1]))
for det in sorted(detections, key=lambda tup: tup[0], reverse=True):
    print("class: {}, prob: {}".format(det[0], det[1]))
    class_name = detections[det[0]][1]
    if class_name == "bicycle":
        class_bike_probability = 80
    elif class_name == "car":
        class_car_probability = 85
    else:
        class_dog_probability = 88
    class_bike_probability = 78

7. Show the result
```

The classified image is shown in the notebook. The bounding boxes are drawn on top of the original image, showing the detected objects and their position.

In [8]:

```
res = Image.open(file_name_out.value.decode() + ".png")
res
```

Out[8]:

The image shows a scene with a dog sitting next to a red bicycle. A white van is parked in the background. Three bounding boxes are drawn around the objects: a blue box labeled 'bicycle' around the bicycle, a yellow box labeled 'dog' around the dog, and a pink box labeled 'car' around the van. The labels are placed directly above their respective bounding boxes.

>> 11

© Copyright 2018 Xilinx



Open source browser-based, executable documents

Live code, text, multimedia, graphics, equations, widgets ...

1.7 million notebooks on GitHub

Taught to 1,000+ Berkeley data science students



JupyterLab: web-based IDE incl. Notebooks

This screenshot shows a JupyterLab interface. On the left is a sidebar with various tools and file operations. The main area has a terminal window at the top with Python code. Below it are two code cells. The first cell contains code for plotting MRI intensity histograms. The second cell contains code for loading EEG data and plotting it. There are also two corresponding plots: a histogram of MRI intensity and a time-series plot of EEG data.

This screenshot shows a JupyterLab interface with a file browser on the left. The main area has a code cell containing Python code to generate a polar plot of beta power across different frequency bands. Below it is another code cell with a histogram. At the bottom is a terminal window showing system status and resource usage.


Jupyter Notebook is now one of many plug-ins within the JupyterLab integrated development environment

JupyterLab - an open-source, extensible IDE in a browser

>> 12

© Copyright 2018 Xilinx

XILINX



PYNQ-enabled boards



> Python productivity for Zynq


- » Open source
- » Build image for other Zynq boards

> Downloadable SD card image

- » Zynq 7000
 - PYNQ-Z1 (Digilent)
 - PYNQ-Z2 (TUL)
- » Zynq Ultrascale+
 - ZCU104 (Xilinx)



PYNQ-Z1



PYNQ-Z2




ZCU104

PYNQ-enabled board from our partners ...

ULTRA96 Board



Start using PYNQ out-of-the-box



```
COM1 - PuTTY
Starting /etc/rc.local Compatibility...
[ OK ] Started System Logging Service.
[ OK ] Started Permit User Sessions.
[ OK ] Started Enable support for additional executable binary formats.
[ OK ] Started LSB: Set the CPU Frequency Scaling governor to "ondemand".
[ OK ] Started LSB: Load kernel modules needed to enable cpufreq scaling.
[ OK ] Started LSB: starts/stops the 2ping listener.
[ OK ] Started LSB: Start NTP daemon.
Stopping LSB: Start NTP daemon...
Starting LSB: set CPUFreq kernel parameters...
[ OK ] Started Login Service.
[ OK ] Started LSB: set CPUFreq kernel parameters.
[ OK ] Stopped LSB: Start NTP daemon.
[ OK ] Created slice user-0.slice.
Starting User Manager for UID 0...
[ OK ] Started Session c1 of user root.
Starting LSB: Start NTP daemon...
[ OK ] Started User Manager for UID 0.
[ OK ] Started LSB: Start NTP daemon.
rc.local[1449]: /root/2_jupyter_server.sh: Jupyter server started
[ OK ] Started Session c2 of user root.
rc.local[1449]: /root/3_pl_server.sh: Programmable Logic server started
[ OK ] Started Session c3 of user root.
[ OK ] Started /etc/rc.local Compatibility.
[ OK ] Started Serial Getty on ttyPS0.
[ OK ] Started Getty on ttym1.
[ OK ] Reached target Login Prompts.
[ OK ] Started LSB: start Samba SMB/CIFS daemon (smbd).
[ OK ] Reached target Multi-User System.
[ OK ] Reached target Graphical Interface.
Starting Update UTMP about System Runlevel Changes...
[ OK ] Started Update UTMP about System Runlevel Changes.

Ubuntu 15.10 pynq ttyPS0
pynq login: xilinx (automatic login)

Last login: Thu Jan  1 00:00:12 UTC 1970 on ttyPS0
xilinx@pynq:~$
```

- > **PYNQ delivered as downloadable SD card image**
 - >> Linux preconfigured
- > **Additional packages and drivers pre-installed**
 - >> USB peripheral drivers: webcams, wifi modules ...
- > **PYNQ is for Zynq**
 - >> PYNQ image is portable to other Zynq boards

Start using Zynq out of the box ✓

Simplify downloading bitstreams to PL

- > **PYNQ ‘Overlay’ class**
 - » Simplifies downloading bitstream
 - » two lines of code
 - » No Xilinx tools required
- > **Maintain many bitstreams on the SD card**
 - » E.g. multiple different demos
- > **Can execute Python in browser, or from command line**

```
from pynq import Overlay  
  
ol = Overlay('gray.bit')
```

Simply and fast way to configure Programmable Logic ✓

Simplify IP debug and prototyping

- > Debug of IP typically uses C/C++
- > SDK tools used to:
 - » Compile test application
 - » Download application to board
 - » Step through code
- > PYNQ MMIO class allows peek/poke of IP registers from Python
 - » Python executes directly on the board
 - » No offline compilation, download loop
 - » No SDK tools

C code – compile, debug from host

```
/**************************************************************************/  
* This function does a selftest on the IIC device and XIic driver as an  
* example.  
* @param DeviceId is the XPAR_<IIC_instance>_DEVICE_ID value from  
* xparameters.h.  
*****  
int IicSelfTestExample(u16 DeviceId)  
{  
    Status = XIic_CfgInitialize(&Iic, ConfigPtr, ConfigPtr->BaseAddress);  
    if (Status != XST_SUCCESS) {  
        return XST_FAILURE;  
    }  
  
    /* Perform a self-test to ensure that the hardware was built */  
    Status = XIic_SelfTest(&Iic);  
    if (Status != XST_SUCCESS) {  
        return XST_FAILURE;  
    }  
}
```

Python executes directly on target

```
from pynq import MMIO  
  
# Map registers to MMIO instance  
my_ip = MMIO(my_ip_addr, LENGTH)  
  
# Write 0x1 to start IP  
my_ip.write(CONTROL_REGISTER, 0x1)  
# Check status register  
my_ip.read STATUS_REGISTER)
```

Rapid testing and prototyping ✓



pynq.io

Home Get Started PYNQ-Z1 Board Community Source Code Support

Community Projects

PYNQ commiTutorials and other resources

Ultra96 Facial Recognition Deadbolt Using PYNQ
Julian Bartolone



PYNQ Tutorial workshop




HLS filter example (FPGA Developer)



PYNQ HLS tutorial (Dustin Richmond)




Accelerate FIR function (FPGA Developer)




Tutorials and other resources

Example Notebooks


PYNQ RFSoC University Strathclyde QPSK demo on ZCU111



Video: Control custom IP using GPIO



Video: Add existing IP to a PYNQ overlay



PYNQ

PYNQ



Case Study - Industrial Controls IIoT

Zynq 7000 w/ AWS FreeRTOS



Targets limited resource devices

Often bridge physical & digital domains


Zynq US+ w/ Linux & Greengrass

Targets more capable embedded devices


Brings together control action & local analytics



Workstation



Configuration




Getting Started



© Copyright 2018 Xilinx




Prerequisites




*Instructions to download and prepare SD card:
http://pynq.readthedocs.io/en/latest/getting_started.html

Pynq overview (PYNQ-Z1/PYNQ-Z2)




Connecting to the board

1. Configure board to boot from SD Card
2. Set Jumper to power from USB
3. Insert SD Card
4. Connect USB cable
5. Connect Ethernet cable to PC or to a Switch/Router
6. Power On



>> 26


© Copyright 2018 Xilinx




XILINX

Connecting to the board – Direct connection

- > Connect board directly to Ethernet port on PC
 - » USB to Ethernet adapter if no Ethernet port available
- > Board IP will default to 192.168.2.99
- > Manually specify static IP for PC
 - » Must be in same range as board:
 - E.g. 192.168.2.1
 - » No internet access unless you bridge network connections



Connect board directly to PC



Samba share



> **Board can also be accessed as a shared drive**

- » Windows: \\192.168.2.99\xilinx
- » Linux: smb://192.168.2.99/xilinx
- » MAC OS: smb://pynq/xilinx
 - Hit Command+K to bring up the 'Connect to Server' window

> **Log-in**

- » Username = xilinx
- » Password = xilinx

> **Copy files easily between PC and board**



Introduction to Jupyter notebooks

> Copy workshop files to the board: \\192.168.2.99\xilinx\jupyter_notebooks\\



| ESWeek_Workshop | | | |
|---------------------------------------|----------------------|--------------------|--|
| Name | Date modified | Type | |
| bitstream | 10/10/2019 2:24 PM | File folder | |
| images | 10/10/2019 2:24 PM | File folder | |
| 1_Exploring_the_board.ipynb | 3/18/2019 3:42 PM | IPYNB File | |
| 2_Programming_onboard_peripherals.... | 10/22/2018 3:31 PM | IPYNB File | |
| 3_pmod_oled_example.ipynb | 9/25/2018 5:49 PM | IPYNB File | |
| 4_ps_gpio.ipynb | 8/21/2018 9:54 PM | IPYNB File | |
| 5_axi_gpio.ipynb | 3/19/2019 7:06 AM | IPYNB File | |
| 6_mmio.ipynb | 3/19/2019 7:10 AM | IPYNB File | |
| 7_basic_xlnk_example.ipynb | 8/21/2018 1:34 AM | IPYNB File | |
| 8_xlnk_with_pl_master_example.ipynb | 8/21/2018 11:38 PM | IPYNB File | |
| 9_pynqtutorial_dma_updated.ipynb | 8/21/2018 11:38 PM | IPYNB File | |
| 10_resize.ipynb | 10/18/2018 2:57 PM | IPYNB File | |
| pg021_axi_dma.pdf | 8/26/2018 10:08 A... | Adobe Acrobat D... | |

| jupyter_notebooks > ESWeek_Workshop | | | |
|---------------------------------------|----------------------|--------------------|--|
| Name | Date modified | Type | |
| bitstream | 10/10/2019 7:36 PM | File folder | |
| images | 10/10/2019 7:36 PM | File folder | |
| 1_Exploring_the_board.ipynb | 3/18/2019 3:42 PM | IPYNB File | |
| 2_Programming_onboard_peripherals.... | 10/22/2018 3:31 PM | IPYNB File | |
| 3_pmod_oled_example.ipynb | 9/25/2018 5:49 PM | IPYNB File | |
| 4_ps_gpio.ipynb | 8/21/2018 9:54 PM | IPYNB File | |
| 5_axi_gpio.ipynb | 3/19/2019 7:06 AM | IPYNB File | |
| 6_mmio.ipynb | 3/19/2019 7:10 AM | IPYNB File | |
| 7_basic_xlnk_example.ipynb | 8/21/2018 1:34 AM | IPYNB File | |
| 8_xlnk_with_pl_master_example.ipynb | 8/21/2018 11:38 PM | IPYNB File | |
| 9_pynqtutorial_dma_updated.ipynb | 8/21/2018 11:38 PM | IPYNB File | |
| 10_resize.ipynb | 10/18/2018 2:57 PM | IPYNB File | |
| pg021_axi_dma.pdf | 8/26/2018 10:08 A... | Adobe Acrobat D... | |

From laptop

>> 29


To the board

© Copyright 2018 Xilinx

 XILINX

Log in to Jupyter portal

- > Open a browser*
 - >> Chrome (preferred)
- > Browse to: <http://192.168.2.99:9090>
- > password = xilinx
- > Browse to *ESWeek_Workshop* folder



*<http://jupyter-notebook.readthedocs.io/en/latest/notebook.html#browser-compatibility>

The board doesn't have a realtime clock. The first time a board is used, the date and time of the system may be too far out of sync, and cause some browser (e.g. FireFox) to refuse setting a cookie which prevents log-in to the board. Chrome does not have this issue. To resolve this issue, update the date on the board. In a terminal execute: `sudo date +%Y%m%d -s "20180920"` "20180920" is YYYYMMDD

>> 30

© Copyright 2018 Xilinx

 XILINX

Lab exercises: Session 1

- > **Exploring the board**
 - » Getting CPU information
 - » Getting network status
- > **Programming on-board peripherals**
 - » Controlling on-board LEDs
 - » Interacting with buttons, switches, and LEDs

Overlays and IOPs




FPGA overlays – hardware libraries

- > Overlays are generic FPGA designs that target multiple users with new design abstractions and tools
- > Overlay characteristics
 - Post-bitstream programmable via software APIs
 - Typically optimized for given application domains
 - Encourages the use of open source tools & fast compilation
 - Enables productivity by re-using pre-optimized designs
 - Makes benefits of FPGAs accessible to new users

Anatomy of an overlay IP subsystem

- > **Designed to be immediately reused by anyone**
 - » or re-purposed elsewhere by “person skilled in the art” (PSITA)
- > **Comprises**
 - » Programmable FPGA IP core
 - » FPGA bitstream
 - » C code to expose programmable functionality
 - » Python-to-C bindings
 - » Python library with API
 - » Protocol
 - » Jupyter notebook examples

FPGA overlays – hardware libraries



Step 1:
Create an FPGA design for a class of related applications

```
void setNormalDisplay(){
    sendCommand(OLED_Normal_Display_Cmd);
}

void setInverseDisplay(){
    sendCommand(OLED_Inverse_Display_Cmd);
}

int main(void)
{
    int cmd;
    int Row, Column;

    arduino_init(0,0,0);
    config_arduino_switch(A_GPIO, A_GPIO, A_GPIO,
                          A_GPIO, A_SDA, A_SCL,
                          D_GPIO, D_GPIO, D_GPIO, D_GPIO, D_GPIO,
                          D_GPIO, D_GPIO, D_GPIO, D_GPIO,
                          D_GPIO, D_GPIO, D_GPIO, D_GPIO);

    // Initialization
    oled_init();
}
```

Step 3:
Wrap the C API to create a Python library

```
pmod_init(0,1);
while(1){
    while((MAILBOX_CMD_ADDR & 0x01) != 0)
        cmd=MAILBOX_CMD_ADDR;
    count = (cmd & 0x0000ff00) >> 8;
    if((count==0) || (count>55)) {
        // clear bit[0] to indicate
        // set rest to 0 to indicate
        MAILBOX_CMD_ADDR = 0xffffffff;
        return -1;
    }
    for(i=0; i<count; i++) {
        if (cmd & 0x08) // Python
        {
            switch ((cmd & 0x06) >> 1) { // use bit[2:1]
                case 0 : MAILBOX_DATA(i) = *(u8 *) MAILBOX_ADDR; break;
                case 1 : MAILBOX_DATA(i) = *(u16 *) MAILBOX_ADDR; break;
                case 2 : break;
                case 3 : MAILBOX_DATA(i) = *(u32 *) MAILBOX_ADDR; break;
            }
        }
        else
            MAILBOX_DATA(i) = 0;
    }
}
```

Step 2:
Export the bitstream and a C API
for programming the design

```
6c78 3963 7367 3232 3500 6300 0b32
332f 3039 2f33 3000 6400 0931 323a
3a31 3900 6500 0532 7cff ffff
ffff ffff ffff ffff ffaa 9955 6630
0720 0031 a103 8031 413d 0831 6109
c204 0010 9330 e100 cf30 c100 8120
0020 0020 0020 0020 0020 0020 0020
0020 0020 0020 0020 0020 0020 0020
813c c831 8108 8134 2100 0032 0100
e1ff ff33 2100 0533 4100 0433 0101
6100 0032 8100 0032 a100 0032 c100

from time import sleep
from pyin import Overlay
from pyin.lo import PMod_ADC, PMod_DAC


ol = Overlay("base.bit")
ol.download()
# Writing values from 0.0V to 2.0V with step 0.1V.
dac_id = int(input("Type in the PMod ID of the DAC (1 ~ 2): "))
adc_id = int(input("Type in the PMod ID of the ADC (1 ~ 2): "))

dac = PMod_DAC(dac_id)
adc = PMod_ADC(adc_id)

for j in range(20):
    value = 0.1 * j
    dac.write(value)
    sleep(0.5)
    # readings=adc.read(1,0,0)
    # x1=readings[0]
    print("Voltage read by DAC is: {:.4f} Volts".format(dac.read(1,0,0)[0]))
```

Step 4:
Import the bitstream and the library
in your Python scripts and program

Low-cost PYNQ boards: Pmod, RPi, Arduino Interfaces



Typically every new Pmod, Raspberry Pi, or Arduino module requires a new design/seperate bitstream

Grove: Wide range low-cost sensors, actuators, etc

Environmental Monitoring

Have you ever wanted to get your daily weather report based on data from your garden instead of obtaining a more generic report from your TV or mobile phone? Sensors



Grove - Digital Light Sensor Grove - Light Sensor Grove - Temperature and Humidity Sensor Grove - Barometer Sensor Grove - Dust Sensor

Motion Sensing

Sensors in this category enable your microcontroller to detect motion, location and direction. You can make the movement of your microcontroller understandable in three dimensional spaces



Grove - 3-Axis Digital Compass Grove - 3-Axis Digital Accelerometer($\pm 1.5g$) Grove - 3-Axis Digital Gyro Grove - Collision Sensor Grove - 3-Axis Analog Accelerometer

Wireless Communication

Communicating without wires is a cool feature that can spice up your project. Modules in this category arm your microcontroller with wireless communication ability such as RF, Bluetooth, etc.



Grove - 315MHz Simple RF Link Kit Grove - Serial RF Pro Grove - GPS Grove - 125KHz RFID Reader Grove - Serial Bluetooth

User Interface

Modules in this, our largest, category, let you interface with your microcontroller via input modules, such as touch pads, joysticks or your voice. Or you can choose output modules,



Grove - Solid State Relay Grove - OLED Display 128x64 Grove - Serial LCD Grove - LED Socket Kit Grove - Button

Physical Monitoring

Scientists understand the world around us in physical dimensions. Modules in this category are designed to help you analyze the physical world. Measure your heart rate, i



Grove - Water Sensor Grove - Magnetic Switch Grove - Alcohol Sensor Grove - RTC Grove - Differential Amplifier


www.seeedstudio.com/wiki/Grove_System

>> 37

© Copyright 2018 Xilinx

 XILINX®

Low-cost PYNQ Shield & Pmod Grove Adapter



PYNQ Shield:


- 4 x Analog ports
- 4 x I2C ports
- 3 x 3.3V GPIO ports
- 1 x UART
- 4 x 3.3/5V switchable GPIO ports
- 1 x SPI header
- 1 x 16-pin GPIO header (inner header)



PYNQ Grove Adapter :


- 4 independent sockets for Grove modules
- Pmod compatible
- Solderless breadboard compatible
- Open-source design

Pmod: many physical & electrical instances




What if we could handle all Pmod instances with a single bitstream?


base Overlay MicroBlaze IO Processor (IOP)



Configure IO Processor for Pmod




Complete base Overlay (base.bit)




base Overlay – Vivado Interface View

- > PL design of the base Overlay
 - > Standard FPGA design flow used
 - > Vivado IPI
 - > Interface to Python
 - > Memory Map
 - > Open source
 - > Components are re-useable




Load base overlay on PL



Python code on ARM A9:

```
from pynq.overlays.base import BaseOverlay  
base = BaseOverlay("base.bit")
```

Configure IO Processor





Lab exercises: Session 2

> Pmod OLED


IOP software flow

- > Pmod IOP/Arduino IOP/ RPi IOP
 - » Same MicroBlaze & instruction/data memory
 - » Same configurable switch
 - » Supports wide range of peripherals
- > The process for building software is the same




Building an IOP executable

- > IOP instruction/data memory accessible from IOP and PS
- > From the PS perspective:
 - » Each IOP memory has different location in PS memory map
- > From the IOP perspective:
 - » Each IOP has a consistent memory map
 - » Code for an IOP can be compiled for any IOP (of the same type)
 - E.g. Pmod IOP executable will run on other Pmod IOPs, not on an Arduino IOP
 - » The same executable can be run on any IOP (of the same type)
- > PS/Python can load program, and share data with IOP



Writing software

- > Standard MicroBlaze software design
 - » Xilinx SDK
 - » gcc/make flow
- > “Hardware Platform” required
 - » Generated by Vivado
 - » Available pre-compiled in Pynq repository
- > “Board Support Package” required
 - » Requires Hardware Platform
 - » Generated by SDK



Example projects (GitHub)

- > **Source code and projects available on GitHub for a range of peripherals**
 - » Grove and Pmod
 - » Some Arduino shield examples
 - » Can be used as starting point for a new project
- > **API available**
 - » IIC, SPI, GPIO, Configurable switch
 - Simple low level API's; Read(), Write()
- > **Make flow to build IOP projects available**


The diagram illustrates a flow from a general GitHub repository to a specific peripheral library. A large arrow points from the top repository to the bottom one.

| Branch: image_v2.4 ▾ PYNQ / pynq / lib / | |
|--|-------|
| ↳ _pynq | Add |
| ↳ arduino | clear |
| ↳ logictools | clear |
| ↳ pmod | clear |
| ↳ pynqmicroblaze | clear |
| ↳ rpi | clear |
| ↳ tests | V2.0 |
| ↳ video | Doc |

| Branch: image_v2.4 ▾ PYNQ / pynq / lib / pmod / | |
|---|-------------------------|
| ↳ bsp_iop_pmod | pmod_grove_ear_hr |
| ↳ pmod_adc | pmod_grove_finger_hr |
| ↳ pmod_als | pmod_grove_haptic_motor |
| ↳ pmod_dac | pmod_grove_imu |
| ↳ pmod_dpot | pmod_grove_ledbar |
| ↳ pmod_grove_adc | pmod_grove_oled |
| ↳ pmod_grove_buzzer | pmod_grove_th02 |
| ↳ pmod_grove_dlight | pmod_mailbox |

Software directory (GitHub)

- > **Various software projects grouped according to interface and overlay related reside under ./pynq/lib/**
 - » Arduino, logictools, Pmod, pynqmicroblaze, rpi, video
- > **Under each group reside related software projects, bsp, makefile, bin (binary executable files), and Python class file**
- > **mailbox**
 - » Enables data and command/status exchanges between AP and IOP



Branch: image_v2.4 PYNQ / pynq / lib /

- __pynq
- arduino
- logictools
- pmod
- pynqmicroblaze
- rpi
- tests
- video


Branch: image_v2.4 PYNQ / pynq / lib / pmod /

- bsp_iop_pmod
- pmod_mailbox

__init__.py
constants.py
makefile
pmod.py
pmod_adc.bin
pmod_adc.py
pmod_als.bin
pmod_als.py

Configurable Switch

- > Allows peripherals with different interfaces to be used in the same overlay without needing a new FPGA design



Configurable Switch

> Common API for all types of interfaces

- » Pmod, Arduino, Raspberry Pi
- » xio_switch.h, xio_switch.c
 - config_io_switch(), set_pin(), init_io_switch()

```
void config_io_switch(int num_of_pins);
void set_pin(int pin_number, u8 pin_type);
void init_io_switch(void);
```

> Pin types can be

- » GPIO, I2C, SPI, Timer, UART

> Call open_device()

- » Calls set_pin()
 - Pin 3 is configured as SCL
 - Pin 2 is configured as SDA

```
device = i2c_open(3, 2);

i2c i2c_open(unsigned int sda, unsigned int scl){
    if (last_sda != -1) set_pin(last_sda, GPIO);
    if (last_scl != -1) set_pin(last_scl, GPIO);
    last_sda = sda;
    last_scl = scl;
    set_pin(scl, SCL0);
    set_pin(sda, SDA0);
    return i2c_open_device(XPAR_IO_SWITCH_0_I2C0_BASEADDR);
}
```

Branch: image_v2.4 ▾ PYNNQ / boards / sw_repo / pynqmb / src /

- Makefile
- circular_buffer.c
- circular_buffer.h
- gpio.c
- gpio.h
- i2c.c
- i2c.h
- spi.c
- spi.h
- timer.c
- timer.h
- uart.c
- uart.h

```
enum io_configuration {
    GPIO      = 0x00,
    UART0_TX  = 0x02,
    UART0_RX  = 0x03,
    SPICLK0   = 0x04,
    MISO0     = 0x05,
    MOSI0     = 0x06,
    SS0       = 0x07,
    SPICLK1   = 0x08,
    MISO1     = 0x09,
    MOSI1     = 0x0A,
    SS1       = 0x0B,
    SDA0      = 0x0C,
    SCL0      = 0x0D,
    SDA1      = 0x0E,
    SCL1      = 0x0F,
    PWM0      = 0x10,
    PWM1      = 0x11,
    PWM2      = 0x12,
    PWM3      = 0x13,
    PWM4      = 0x14,
    PWM5      = 0x15,
    TIMER_G0  = 0x18,
    TIMER_G1  = 0x19,
    TIMER_G2  = 0x1A,
    TIMER_G3  = 0x1B,
    TIMER_G4  = 0x1C,
    TIMER_G5  = 0x1D,
    TIMER_G6  = 0x1E,
    TIMER_G7  = 0x1F,
    UART1_TX  = 0x22,
    UART1_RX  = 0x23,
    TIMER_IC0 = 0x38,
    TIMER_IC1 = 0x39,
    TIMER_IC2 = 0x3A,
    TIMER_IC3 = 0x3B,
    TIMER_IC4 = 0x3C,
    TIMER_IC5 = 0x3D,
    TIMER_IC6 = 0x3E,
    TIMER_IC7 = 0x3F,
};
```

IOP Project

> Xilinx SDK project files


- » .cproject, .project
- » Not essential, but allow project to be imported back into SDK

> src/

- » Contains C source code, and linker script


> Debug/

- » makefile to build IOP project as seen previously
- » Other project files (includes objects, sources, directories, build settings)



Creating your own IOP program

- > Recommended to start with existing project
- > Copy project folder and rename
 - » E.g. pmod_als -> my_new_pmod
- > Find and replace project name in the following files:
 - » E.g. pmod_als -> my_new_pmod
 - .project, .cproject
 - Debug/makefile
 - Debug/src/subdir.mk
 - Add any other new source files to this file
- > Modify/Replace existing .c/.h source file in src/



MicroBlaze magic!

```
In [1]: from pynq.overlays.base import BaseOverlay  
base = BaseOverlay('base.bit')
```

IPython “magics”

```
In [2]: %%microblaze base.PMODA  
#include <i2c.h>  
#include <pmod_grove.h>
```

Compile Microblaze on ARM

```
int adc_read() {  
    i2c_device = i2c_open(PMOD_G4_B, PMOD_G4_A);  
    unsigned char buf[2];  
    buf[0] = 0;  
    i2c_write(device, 0x50, buf, 1);  
    i2c_read(device, 0x50, buf, 2);  
    return ((buf[0] & 0xF) << 8) | buf[1];  
}
```

Bind C to Python?

```
In [3]: adc_read()
```

```
Out[3]: 2178
```

Overlay Design Methodology



© Copyright 2018 Xilinx



Outline


- > *Overlay design considerations*
- > Zynq PS-PL interfaces
- > Pynq interface classes
- > Overlay API

Overlay design considerations

- > **Zynq design**
 - » Zynq PS configuration settings
 - » Zynq architecture & interfaces between PS-PL
 - » PL design – reusable IP
 - » Overlay programmability
- > **Python API**
 - » C integration
- > **Soft processors**
 - » Software design for any IOPs or other soft processor

Zynq base configuration

- > PYNQ image used to boot board
 - » PS is configured during boot
 - » Default overlay loaded
 - » Some PS settings can be changed at runtime
 - E.g. PS to PL clocks
- > PS settings
 - » SD, Ethernet, USB, UART, DDR3 (Used by PYNQ)
 - » Used in some overlays: Flash, GPIO (Interrupts), IIC (Video)
 - » Interrupts enabled




Designing and using overlays

> Zynq design

- » Retain existing “PYNQ” MIO peripherals
 - SD, Ethernet, USB, UART, DDR3
 - May be possible to extend with EMIO
- » Use any of available PS-PL interfaces
 - Do not need to be enabled in default (boot) overlay
- » Modify PS to PL clocks as required

> Downloading new overlays

- » The PL design (bitstream) will be downloaded by default when overlay is instantiated
- » PS clock settings to be updated from overlay Tcl




Overlay("base.bit")

Zynq PS settings

PL Design

- > Standard FPGA/Zynq design
 - > V2.4: PYNQ supports Vivado: 2018.3
 - >> IP versions and drivers depend on Vivado version
 - PYNQ drivers also depend on version
 - >> Other versions may work, but are untested (IP usually have minor revisions between versions)
 - > PYNQ reusable blocks
 - >> Audio, Video, Tracebuffer, IOPs



Overlay Programmability

- > **End-user programmability and flexibility valued over logic utilisation**
 - » Create Programmable IP and overlays that can be reused for many applications and domains
- > **IOPs support many peripherals from the same overlay design**
- > **Performance vs flexibility**
 - » For example; Neural Network Design
 - Weights can be “hard coded” into bitstream for higher performance/resource utilisation
 - However, each application may have a specific network that would need to be rebuilt
 - » Neural Network Overlay
 - Weights can be programmed into BRAM at runtime for flexibility
 - Many networks can run on the same overlay


Overlay Tcl/hwh

- > **Bitstream + Tcl/hwh must be provided to load an overlay**
 - » Default location: <\\pynq\\xilinx\\pynq\\overlays\\<overlay>\\>
- > **Must generate Tcl from Vivado IP Integrator Block Diagram**
 - » “Standardizes” TCL scripts
 - » File > Export > Export Block Design
 - » write_bd_tcl command
- > **OR use automatically generated hwh file from**
<proj_dir>/<proj>.srcs/sources_1/bd/<design_name>/hw_handoff
- > **Tcl/hwh and bitstream file names should match**
- > **Tcl/hwh files provide information about the system**
 - » List of IP in the design
 - » GPIO information, used to connect IOP resets/interrupts
 - » PS to PL clock setting, used to dynamically update clocks


Outline

- > Overlay design considerations
- > *Zynq PS-PL interfaces*
- > Pynq interface classes
- > Overlay API

Zynq PS-PL interfaces



PS-PL interfaces types



> AXI General Purpose ports

- >> 2x Master (32-bit)
- >> 2x Slave (32-bit)

> AXI High Performance

- >> 4x Slave (64-bit)
 - 1K FIFOs


> ACP

- >> 1x Slave (64-bit)
- >> Cache access

> GPIO (EMIO)

- >> Wires (64)

IP interfaces in PL



> AXI (Lite) Slave IP

- » General Purpose ports
- » Typically lower performance IP

> AXI Master

- » AXI HP/ACP
- » Typically higher performance IP

> AXI Stream

- » Via DMA
- » HP/ACP ports for data path
- » GP slave for control

> GPIO

- » Control type data

Outline

- > Overlay design considerations
- > Zynq PS-PL interfaces
- > *Pynq interface classes*
- > Overlay API

Pynq interface classes – run on PS

> MMIO (pynq.mmio)

- » Memory Mapped Input Output
- » Register based memory mapped transactions

> XInk (pynq.xInk)


- » Memory allocation (used in DMA or for AXI Master peripheral)

> DMA (pynq.lib.dma)

- » Direct Memory Access
- » Offload memory transfers from main CPU

> GPIO (pynq.gpio)

- » Read/Write GPIO wires



MMIO Class – memory mapped IO

- > Import MMIO
- > Define memory mapped region
 - » BASE_ADDRESS: starting location
 - » ARRAY_SIZE: length of accessible memory (optional, default 4 bytes)
- > Read and Write 32-bit values
 - » ADDRESS_OFFSET: Offset from BASE_ADDRESS, should be multiples of 4
 - » Need to ensure the memory can be read/written

```
from pynq import MMIO

BASE_ADDRESS = 0x40000000
ARRAY_SIZE = 1024

mmio = MMIO(BASE_ADDRESS, ARRAY_SIZE)

data = 0x12345678
ADDRESS_OFFSET = 0x10

mmio.write(ADDRESS_OFFSET, data)

result = mmio.read(ADDRESS_OFFSET)

print(hex(result))
> 0x12345678
```

XInk Class

- > **Memory managed by Linux**
 - » Virtual
- > **Memory must be allocated before PL Master can access it**
 - » PL needs the physical address of a memory buffer
- > **XInk can allocate (contiguous) memory buffers (using NumPy)**
 - » Maps virtual and physical addresses
 - » Contiguous memory is more efficient/allows simpler DMA logic
 - » Array can be specified as NumPy data type, and size/shape
- > **Once buffer is allocated a DMA can be used to transfer data between PS/PL**
- > **DMA class uses XInk for memory allocation**

Xlnk example

- > Import Xlnk
- > Allocate contiguous buffer
 - » cma_array()
 - » Returns Linux virtual address
- > Get Physical Address
 - » .physical_address
 - » Can be used by PL to access DDR (Linux) memory
- > Read/write buffer

```
MEMORY_SIZE = 10
from pynq import Xlnk
import numpy as np
xlnk = Xlnk()

input_buffer = xlnk.cma_array(shape=(10,), dtype=np.float32)
phy_addr = input_buffer.physical_address


for i in range(10):
    input_buffer[i] = i
print(input_buffer)
```

DMA Class

- > **Direct memory access**
 - » Transfer data between memories directly
 - PS - PL
 - » Bypasses CPU
 - Doesn't waste CPU cycles on data transfer
 - » Speed up memory transfers with burst transactions
- > **Xilinx AXI Direct Memory Access IP block supported in PYNQ**
 - » Read and Write Paths from PL to DDR and DDR to PL
 - » Memory Mapped to Stream
 - » Stream to Memory Mapped
- > **Needs to stream to/from an allocated memory buffer**
 - » PYNQ DMA class inherits from xlnk for memory allocation


AXI Direct Memory Access IP

- > AXI Lite control interface (AXI GP port)
- > Memory mapped interface (AXI interface, HP/ACP ports)
- > AXI Stream interface (AXI stream accelerator)
- > Transfer between streams and memory mapped locations
 - » Paths from PL to DRAM and DRAM to PL
 - » Memory Mapped to Stream (MM2S)/Stream to Memory Mapped (S2MM)



DMA example

- > Setup DMAs
- > Allocate memory buffers
- > Start DMA transactions



GPIO Class

- > Up to 64 GPIO wires from PS
 - » Tri-state
- > Accessed from Linux
- > Setup GPIO instance
- > Map to GPIO pin
 - » Translated pin numbers to Linux GPIO number
 - » get_gpio_pin()
- > Read/Write
- > Most appropriate for simple control
 - » Set, reset, start, done ...

```
from pynq import GPIO

btn_gpio = GPIO.get_gpio_pin(0)
led_gpio = GPIO.get_gpio_pin(1)

ps_btn = GPIO(btn_gpio, 'in')
ps_led = GPIO(led_gpio, 'out')

ps_btn.read()

ps_led.write()
```

Python Wrapper

- > Standard Python code
- > Interface classes used
 - >> MMIO, XInk, DMA, GPIO
- > Check PYNQ repository for examples

```
class LED(object):  
    """This class controls the onboard leds.  
  
    Attributes  
    -----  
    _impl : object  
        An object with appropriate LED methods  
    """  
  
    def __init__(self, device):  
        """Create a new LED object.  
  
        Parameters  
        -----  
        device : object  
            An object with appropriate LED methods:  
            on, off, toggle and len  
        """  
  
        methods = ['on', 'off', 'toggle']  
        if all(m in dir(device) for m in methods):  
            self._impl = device  
        else:  
            raise TypeError("device must contain LED methods: " +  
                           str(methods))  
  
    def toggle(self):  
        """Toggle led on/off."""  
        self._impl.toggle()  
  
    def on(self):  
        """Turn on led."""  
        self._impl.on()  
  
    def off(self):  
        """Turn off led."""  
        self._impl.off()
```

Outline

- > Overlay design considerations
- > Zynq PS-PL interfaces
- > Pynq interface classes
- > *Overlay API*

Python Overlay API

> PYNQ Overlay class supports basic overlay functionality

- » Requires overlay Tcl/hwh
- » Allows download, and overlay discovery (ip_dict)
- » Assigns default drivers to IP
 - Read() and write() access to IP address space

```
from pynq import Overlay
overlay = Overlay("pynqtutorial.bit")
```

```
help(overlay)|
```

```
class Overlay(pynq.pl.Bitstream)
| Default documentation for overlay pynqtutorial.bit.
| attributes are available on this overlay:
|
| IP Blocks
| -----
| axi_dma_from_pl_to_ps : pynq.lib.dma.DMA
| axi_dma_from_ps_to_pl : pynq.lib.dma.DMA
| btns_gpio : pynq.lib.axigpio.AxiGPIO
| mb_bram_ctrl_1 : pynq.overlay.DefaultIP
| mb_bram_ctrl_2 : pynq.overlay.DefaultIP
| rgbleds_gpio : pynq.lib.axigpio.AxiGPIO
| swsleds_gpio : pynq.lib.axigpio.AxiGPIO
| system_interrupts : pynq.overlay.DefaultIP
```

```
overlay.rgbleds_gpio.write(0, 3)
overlay.swsleds_gpio.read()
```

Custom Overlay API

> Custom Overlay API

- » Allows automatic assignment of custom drivers
 - Overwrite default drivers
- » No need to import additional drivers
- » Easier for software developers to use overlays

> Overlay “attributes” available from overlay instance

- » E.g. base.PMODA

> help()

- » Discover information about the overlay

```
from pynq.overlays.base import  
BaseOverlay
```

```
base = BaseOverlay("base.bit")
```

```
help(base)
```

```
Help on BaseOverlay in module pynq.overlays.base.base ob
```

```
class BaseOverlay(pynq.overlay.Overlay)  
    The Base overlay for the Pynq-Z1  
  
    This overlay is designed to interact with all of the  
    and external interfaces of the Pynq-Z1 board. It exp  
    attributes:  
  
    Attributes  
    -----  
    iop1 : IOP  
        IO processor connected to the PMODA interface  
    iop2 : IOP  
        IO processor connected to the PMODB interface  
    iop3 : IOP  
        IO processor connected to the Arduino/ChipKit i  
    trace_pmoda : pynq.logictools.TraceAnalyzer  
        Trace analyzer block on PMODA interface, control
```

Python overlay API example: base overlay


- > Custom Python wrapper provided with overlay
- > Inherits from pynq.Overlay class
- > Define custom drivers, interface types, IOP types, etc.
- > If no driver is specified, a *DefaultIP* driver is assigned
 - >> Read(), write() to IP address space (base on MMIO)

```
class BaseOverlay(pynq.Overlay):  
  
    self.iop_pmoda.mdtype = "Pmod"  
    self.iop_arduino.mdtype = "Arduino"  
    self.iop_rpi.mdtype = "Rpi"  
  
    self.leds =  
        self.leds_gpio.channel1  
    self.switches =  
        self.switches_gpio.channel1  
  
    self.leds.setlength(4)  
    self.switches.setlength(2)  
  
    self.leds.setdirection("out")  
    self.switches.setdirection("in")
```

xilinx\pynq\boards\Pynq-Z2\base\base.py

Software-style packaging & distribution of designs

Enabled by new *hybrid* packages



Download a design from GitHub with a single Python command:

```
pip install git+https://github.com/Xilinx/pynq-helloworld.git
```

Overlays and Demo

- > **Digital Overlay**
- > **Boolean Overlay**
- > **PYNQ Infrastructure for HLS Debug and Analysis**
- > **Partial Reconfiguration Overlay**



Digital Overlay

Notebook example showing how to use simple APIs to validate the circuitry built using Vivado IPI blocks

The available methods are:

- bit_write(bit#, value)
- bit_read(bit#)
- clk(bit#)
- bus_write(end_index, start_index, value)
- bus_read(end_index, start_index)



This example shows a *minority gate*, a *3-to-8 decoder*, and a *priority_encoder*



Boolean Overlay

Design a sequence detector implementing a Moore state machine. The state machine has two inputs ($ain[1:0]$) and one output ($yout$). The output $yout$ begins as 0 and remains a constant value unless one of the following input sequences occurs:


- (i) The input sequence $ain[1:0] = 01, 00$ causes the output to become 0
- (ii) The input sequence $ain[1:0] = 11, 00$ causes the output to become 1
- (iii) The input sequence $ain[1:0] = 10, 00$ causes the output to toggle




PYNQ Infrastructure for HLS Debug & Analysis




- > Making it easier to test and debug your hardware design from PYNQ
- > Monitor signals at run time
 - » AXI interfaces
 - » I/O pins
 - » Internal signals
- > Capture data in Python
- > Parse data interactively with WaveDrom



Capture Trace data interactively



Partial Reconfiguration Overlay



PR AXI4

```
In [ ]: from pynq.overlays.logictools.logictools_axi4_pr_trace import LogicToolsOverlay
from pynq import MMIO
from pynq.lib.logictools.compute import axi4_read_int,axi4_write_int
from pynq.lib.logictools.wavedrom_print import axi4_read_print,axi4_write_print
import numpy as np
from pynq import Xlnk
from pynq import GPIO
import math

In [ ]: o1=LogicToolsOverlay('sqrt.bit')

In [ ]: xlnk = Xlnk()
length = 25

in_buffer = xlnk.cma_array(shape=(length,), dtype=np.int32) # input buffer
out_buffer = xlnk.cma_array(shape=(length,), dtype=np.int32) # output buffer
a=[i for i in range(length)]
for i in range(length):
    a[i]=int(math.pow(a[i],2))
np.copyto(in_buffer, a) # copy samples to inout buffer

In [ ]: NUM_SAMPLES=length

trace_analyzer1=o1.trace_ip_read
trace_analyzer1.setup(frequency_mhz=100, num_analyzer_samples=NUM_SAMPLES,fclk_index=0)

trace_analyzer2=o1.trace_ip_write
trace_analyzer2.setup(frequency_mhz=100,num_analyzer_samples=NUM_SAMPLES,fclk_index=0)
```


Lab exercises: Session 3

- > PS GPIO
- > AXI GPIO
- > MMIO (GPIO)
- > Memory allocation example using XInk
- > Using memory from PL master
- > DMA
- > Image resizer

PS GPIO


- > **64 PS GPIO available**
 - » Useful for debug/prototyping
- > **Use PS GPIO class**
 - » Instantiate GPIO pin using `get_gpio_pin(n)` method and direction
 - » Use `.write` and `.read` methods to interact with the instantiated pin

- > **GPIO 0:3 = push-buttons**
- > **GPIO 4:5 = dip-switches**
- > **GPIO 6:9 = LEDs**




AXI GPIO

- > Similar to previous example
 - >> Switches, buttons, LEDs
- > 3x AXI GPIO controller
- > Uses PYNQ AxiGPIO driver
 - >> Address peripheral by slice
 - >> LED[0:3]




PYNQ MMIO

- > Uses previous design
- > AXI GPIO controller
- > Read and write Register 0x0 directly
- > Write tri-state register (0x4) to configure as inputs or outputs
- > Build your own Python functions to control IP




pynqtutorial Overlay (pynqtutorial.bit)



pynqtutorial Overlay – Interface View

- > IP included
 - » IOP1 and IOP2
 - » DMA -> FIFO -> DMA
- > Shared LEDs and buttons between EMIO and MIO ports of PS
- > Allows testing of DMA interfaces to AXI streams
- > Replace FIFO with custom stream IP




>> 96

© Copyright 2018 Xilinx

 XILINX

Image resize

- > Resizer IP in PL
- > Uses DMA, and MMIO
- > Resize an image in software
- > Resize image in PL and compare



Summary

- > **PYNQ is an open-source framework**
 - » Outweighs programmability over performance
 - » Distributed processing/co-processing using multiple soft processors
 - » Supports various kinds of external devices
 - High-speed: video
 - Low-speed: audio, pmod, grove, Arduino, Raspberry-Pi
- > **Overlay Design considerations**
 - » PL, PS configuration, Programmability, Python interface
- > **Zynq PS-PL interfaces**
 - » HP/GP, EMIO GPIO
- > **PYNQ interface classes**
 - » MMIO, XInk, DMA, GPIO

Image 2.5 Released

> Updates to PYNQ 2.4 release

» Productivity Additions

- Updated to JupyterLab 1.1.3
- JupyterLab extensions support added
- Support for multiple memories using mem_dict entries
- Support for Device Tree Overlays delivered with PL overlays
- Support for custom PL device communication using the Device metaclass

» Programmable Logic Updates

- All bitstreams built using Vivado 2019.1
- XRT Support added (beta)

» Repository Updates

- Jenkins CI added
- Sdist support added (removing all binaries from the repository)

» SDBuild Updates

- Boot partition built on Petalinux 2019.1

Adaptable. Intelligent.



© Copyright 2018 Xilinx

PYNQ[™]