

Αναφορά 1ης Εργαστηριακής Άσκησης

Ομάδα [B 10](#)

Νικόλαος Τζιρής 0313425

Σταυρογιαννης Νεκταριος-Χρηστος 03113555

Κατσαρος Περικλης 03113302

A.2

Υλοποίηση με αρχιτεκτονική **dataflow**:

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity dec8_df is
5     Port ( enc : in STD_LOGIC_VECTOR (2 downto 0);
6           dec : out STD_LOGIC_VECTOR (7 downto 0));
7 end dec8_df;
8
9 architecture Dataflow of dec8_df is
10
11 signal not_enc : STD_LOGIC_VECTOR (2 downto 0);
12
13 begin
14
15 not_enc(0) <= not enc(0);
16 not_enc(1) <= not enc(1);
17 not_enc(2) <= not enc(2);
18
19 dec(0) <= not_enc(2) and not_enc(1) and not_enc(0);
20 dec(1) <= not_enc(2) and not_enc(1) and enc(0);
21 dec(2) <= not_enc(2) and enc(1) and not_enc(0);
22 dec(3) <= not_enc(2) and enc(1) and enc(0);
23 dec(4) <= enc(2) and not_enc(1) and not_enc(0);
24 dec(5) <= enc(2) and not_enc(1) and enc(0);
25 dec(6) <= enc(2) and enc(1) and not_enc(0);
26 dec(7) <= enc(2) and enc(1) and enc(0);
27
28 end Dataflow;
```

Υλοποίηση με αρχιτεκτονική **behavioral**:

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity dec8_be is
5     Port ( enc : in STD_LOGIC_VECTOR (2 downto 0);
6           dec : out STD_LOGIC_VECTOR (7 downto 0));
7 end dec8_be;
8
9 architecture Behavioral of dec8_be is
10
11 begin
12     process (enc) is
13     begin
14         case enc is
15             when "000" => dec <= "00000001";
16             when "001" => dec <= "00000010";
17             when "010" => dec <= "00000100";
18             when "011" => dec <= "00001000";
19             when "100" => dec <= "00010000";
20             when "101" => dec <= "00100000";
21             when "110" => dec <= "01000000";
22             when "111" => dec <= "10000000";
23             when others => dec <= "00000000";
24         end case;
25     end process;
26
27 end Behavioral;
```

Υλοποίηση testbench για την αρχιτεκτονική **dataflow**:

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use ieee.numeric_std.all;
4
5 entity dec8_df_tb is
6 end dec8_df_tb;
7
8 architecture Behavioral of dec8_df_tb is
9
10     component dec8_df
11         Port ( enc : in STD_LOGIC_VECTOR (2 downto 0);
12               dec : out STD_LOGIC_VECTOR (7 downto 0));
13     end component;
14
15     signal enc: STD_LOGIC_VECTOR (2 downto 0);
16     signal dec: STD_LOGIC_VECTOR (7 downto 0);
17     constant CLOCK_PERIOD : time := 10 ns;
18
19 begin
20     uut: dec8_df port map ( enc => enc,
21                             dec => dec );
22
23     stimulus: process
24     begin
25         for i in 0 to 7 loop
26             enc <= std_logic_vector(to_unsigned(i, 3));
27             wait for CLOCK_PERIOD;
28         end loop;
29         wait;
30     end process;
31 end Behavioral;

```

Υλοποίηση testbench για **behavioral**:

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use ieee.numeric_std.all;
4
5 entity dec8_be_tb is
6 end dec8_be_tb;
7
8 architecture Behavioral of dec8_be_tb is
9
10     component dec8_be
11         Port ( enc : in STD_LOGIC_VECTOR (2 downto 0);
12               dec : out STD_LOGIC_VECTOR (7 downto 0));
13     end component;
14
15     signal enc: STD_LOGIC_VECTOR (2 downto 0);
16     signal dec: STD_LOGIC_VECTOR (7 downto 0);
17
18     constant CLOCK_PERIOD : time := 10 ns;
19
20 begin
21
22     uut: dec8_be port map ( enc => enc,
23                             dec => dec );
24
25     stimulus: process
26     begin
27         for i in 0 to 7 loop
28             enc <= std_logic_vector(to_unsigned(i, 3));
29             wait for CLOCK_PERIOD;
30         end loop;
31         wait;
32     end process;
33 end Behavioral;

```


RTL σχήμα για την αρχιτεκτονική **dataflow**:

B2

Υλοποίηση:

```
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24 -- Uncomment the following library declaration if using
25 -- arithmetic functions with Signed or Unsigned values
26 --use IEEE.NUMERIC_STD.ALL;
27
28 -- Uncomment the following library declaration if instantiating
29 -- any Xilinx leaf cells in this code.
30 --library UNISIM;
31 --use UNISIM.VComponents.all;
32 entity shift_reg3 is
33     port (
34         clk,rst,si,en,pl: in std_logic;
35         dir: in std_logic;
36         din: in std_logic_vector(3 downto 0);
37         so: out std_logic);
38 end shift_reg3;
39
40 architecture Behavioral of shift_reg3 is
41     signal dff: std_logic_vector(3 downto 0);
42     signal temp: std_logic := '0';
43 begin
44     edge: process (clk,rst)
45     begin
46         if rst='0' then
47             dff <= (others=>'0');
48         elsif clk'event and clk='1' then
49             if dir='1' then
50                 if pl='1' then
51                     dff <= din;
52                 elsif en='1' then
53                     temp <= dff(3);
54                     dff <= dff(2 downto 0)&si;
55                 end if;
56             else
57                 if pl='1' then
58                     dff <= din;
59                 elsif en='1' then
60                     temp <= dff(0);
61                     dff <= si&dff(3 downto 1);
62                 end if;
63             end if;
64         end if;
65     end process;
66     --so <= dff(3) when dir = '1' else dff(0);
67     so <= temp;
68 end Behavioral;
```


Το κύκλωμα που προκύπτει είναι:



οι διαφορές με το σχήμα 2.8 της εκφώνησης είναι ότι έχουμε περισσότερους multiplexers. Αυτό είναι αναμενόμενο καθώς έχουμε υλοποιήσει και την δεξιά ολίσθηση.

Υλοποίηση testbench:

```
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC_STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33
34 entity shift_reg3_tb is
35 end shift_reg3_tb;
36
37 architecture bench of shift_reg3_tb is
38
39     component shift_reg3
40     port (
41         clk,rst,si,en,pl: in std_logic;
42         dir: in std_logic;
43         din: in std_logic_vector(3 downto 0);
44         so: out std_logic);
45     end component;
46
47     signal clk,rst,si,en,pl: std_logic;
48     signal dir: std_logic;
49     signal din: std_logic_vector(3 downto 0);
50     signal so: std_logic;
51
52     constant clock_period: time := 10 ns;
53     signal stop_the_clock: boolean;
54
55 begin
56
57     uut: shift_reg3 port map ( clk => clk,
58                               rst => rst,
59                               si  => si,
60                               en  => en,
61                               pl  => pl,
62                               dir => dir,
63                               din => din,
64                               so  => so );
65
```



```

66 stimulus: process
67 begin
68
69     -- Put initialisation code here
70     si <= '0';
71     din <= "1010";
72     dir <= '1';
73     en <= '1';
74     pl <= '0';
75
76     rst <= '0';
77     wait for 5 ns;
78     rst <= '1';
79     wait for 5 ns;
80
81     -- Put test bench stimulus code here
82
83     -- check for dir='0' and we expect right shift
84     dir <= '0';
85     pl <= '1';
86     en <= '0';
87     wait for clock_period;
88     pl <= '0';
89     en <= '1';
90     wait for 7 * clock_period;
91
92     -- check for dir='1' and we expect left shift
93     dir <= '1';
94     pl <= '1';
95     en <= '0';
96     wait for clock_period;
97     pl <= '0';
98     en <= '1';
99     wait for 4 * clock_period;
100
101     stop_the_clock <= true;
102     wait;
103 end process;
104
105 clocking: process
106 begin
107     while not stop_the_clock loop
108         clk <= '0', '1' after clock_period / 2;
109         wait for clock_period;
110     end loop;
111     wait;
112 end process;
113 end bench;

```

Προσομοίωση:



B3

Υλοποίηση:

```

1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_unsigned.all;
4 use IEEE.numeric_std.all;
5
6 entity count3 is
7     port( clk,
8           up,
9           resetn,
10          count_en : in std_logic;
11          modulo : in std_logic_vector(2 downto 0);
12          sum : out std_logic_vector(2 downto 0);
13          cout : out std_logic);
14 end;
15
16 architecture rtl_limit of count3 is
17     signal count : std_logic_vector(2 downto 0);
18     --constant LIMIT : integer := 5;
19 begin
20     process(clk, resetn)
21     begin
22         if resetn='0' then
23             -- Ασύγχρονος μηδενισμός
24             count <= (others=>'0');
25         elsif clk'event and clk='1' then
26             if count_en = '1' then
27                 case up is
28                     when '1' =>
29                         if count/=modulo then
30                             count <= count + 1;
31                         else
32                             count <= (others => '0');
33                         end if;
34                     when '0' =>
35                         if count/=0 then
36                             count <= count - 1;
37                         else
38                             count <= modulo;
39                         end if;
40                     when others =>
41                         count <= (others => '0');
42                     end case;
43                 end if;
44             end if;
45         end process;
46         sum <= count;
47         cout <= '1' when (count=modulo and count_en='1' and up='1') or (count=0 and count_en='1' and up='0') else '0';
48 end;

```

Υλοποίηση testbench:


```
21 library IEEE;
22 use IEEE.Std_logic_1164.all;
23 use IEEE.Numeric_Std.all;
24
25 entity count3_tb is
26 end;
27
28 architecture bench of count3_tb is
29     component count3
30         port( clk,
31             up,
32             resetn,
33             count_en : in std_logic;
34             modulo : in std_logic_vector(2 downto 0);
35             sum : out std_logic_vector(2 downto 0);
36             cout : out std_logic);
37     end component;
38
39     signal clk, up, resetn, count_en: std_logic;
40     signal modulo: std_logic_vector(2 downto 0);
41     signal sum: std_logic_vector(2 downto 0);
42     signal cout: std_logic;
43
44     constant clock_period: time := 10 ns;
45     signal stop_the_clock: boolean;
46
47 begin
48
49     uut: count3 port map ( clk      => clk,
50                          up        => up,
51                          resetn    => resetn,
52                          count_en  => count_en,
53                          modulo    => modulo,
54                          sum        => sum,
55                          cout       => cout );
56
57     stimulus: process
58     begin
59         -- Put initialisation code here
60         up <= '0';
61         count_en <= '0';
62         resetn <= '0';
63         wait for 5 ns;
64         resetn <= '1';
65         wait for 5 ns;
```

```


67  -- Put test bench stimulus code here
68
69  modulo <= "101";
70
71  -- up = 1
72  up <= '1';
73  count_en <= '1';
74  wait for 10 * clock_period;
75
76  -- test count_en
77  count_en <= '0';
78  wait for 3 * clock_period;
79
80  -- up = 0
81  up <= '0';
82  count_en <= '1';
83  wait for 10 * clock_period;
84
85
86  stop_the_clock <= true;
87  wait;
88 end process;
89
90 clocking: process
91 begin
92   while not stop_the_clock loop
93     clk <= '0', '1' after clock_period / 2;
94     wait for clock_period;
95   end loop;
96   wait;
97 end process;
98
99 end bench;

```

Προσομοίωση:



Το κύκλωμα που μας δίνει ο synthesizer είναι το παρακάτω:



Παρατηρούμε ότι θα μπορούσε να σχεδιαστεί απλούστερα με το χέρι με τη χρήση 3 flip flops και ίσως μερικών mux για τη λογική up/down.