

COR

		Page Description:											
			Cover Sheet										
	networks	Engineer: Howie Shih	Engineer: Howie Shih Check: Wei Lu										
Size	Project Na	me:	•		PCB Rev	Sch.Re							
D		COR			0.10	0.10							
Date:	Saturda	y, January 13, 2018	Sheet 1		of 28	3							


Table of Contents

Sheet	Title Revision 0.1
01	Cover Sheet
02	Table of Contents
03	Revision History
04	System Block Diagram
05	Power Tree
06	Clock Tree
07	Stackup & GPIO table
08	CPU I/O_Reset_UART_JTAG
09	CPU I/O_eMMC_QSPI FLASH
10	CPU USB_USB3.0 Connector
11	CPU DDR Bus_DDR4
12	CPU RGMII Interface
13	CPU SerDes Interface
14	CPU Power
15	EEPROM_LEDs_GPS_Con
16	DC to DC_3V3_2V5_0V9_VTT
17	DC to DC_5V_1V8_1V35
18	DC to DC_3V3_AD_1V2
19	Ethernet1_AR8035
20	Ethernet2_AR8035
21	Ethernet3_88E1545
22	2G_RTL8188FTV
23	M.2_Connector_XRBC12
24	88E1545_MAGJACK
25	PoE_54V_IN
26	Power meter_PL7211
27	54V to 12V_Flyback
28	54V to 24V_Buck


Revision History

DATE	PHASE	REV#	DESCRIPTION
2018/1/4	EVT	V0.10	Initial Release

Block Diagram




Power Tree





Clock Tree








PCB Stackup


layout stackup															Assı	ume Dielect	tric const	tant is 4.	3																
			40ohm	(Single End)	50ohm	(Single End	1)		50ohm(Single End)		gle End) 50o/			50ohm(Single End)		100 ohm(Differentia		tial) 100 ohm(Different			Differentia	al)		90 ohm(Differential)			80 ohm(Differential)			al)				
Plane Type/Code	Material	Construction (mil)	TRACE	Referenc e	Impedance	TRACE	Referenc e	Impedance	TRACE	Gap	Referenc e	Impedance	TRACE	Gap	Reference	Impedance	TRACE	SPACI G	N Referen ce	Impedan ce	TRACE	SPACIN G	Referen ce	Impedar ce	TRAC	SPACIN G	Referen ce	Impedanc e	TRAC E	SPACIN G	Referen ce	Impedanc e	Layers assigned		
Soldemask		0.80																																	
L1 - SIGNAL	0.5oz+platin g	1.40							5	10	L2	49.48	9	4	L3	49.72	4	9	L2	102.56	6.3	5	L3	101.76	4	4.5	L2	91.21	5.5	4.5	L2	80.18	IC pin trace, Differential Pair, Clock signals,, Control signals, MDI, DDR- SDRAM(DQS/DQM/Data), Flash, 10GXFI		
1080HRC	Prepreg	3.18																																	
L2 - GROUND	1oz Cu	1.30																															Ground		
4C-1/1	4mil 1/1	4.00																																	
L3 -HS SIGNAL	1oz Cu	1.30				5	L2/L5	48.06									4	9	L2/L5	96.71					4	5	L2/L5	86.42	5	5	L2/L5	79.64	Differential Pair, DDR-SDRAM(Address, CS, BA, CAS, RAS, CKE), Clock signals, SGMII, Serdes VF, MDI,		
7628*2	Prepreg	15.59																																	
L4 - GROUND	1oz Cu	1.30																															Ground		
4C-1/1	4mil 1/1	4.00																																	
L5 - (3.3)Power	1oz Cu	1.30	7.5	L4/L6	40.44	5	L4/L6	48.06									4	9	L4/L6	96.71					4	5	L4/L6	86.42	4	5	L4/L6	79.64	Power:DDR1.5V , 1V,12V,5V		
7628*2	Prepreg	15.59																																	
L6 - Power / SIGNAL	1oz Cu	1.30				5	L7/L5	48.06									4	9	L7/L5	96.71					4	5	L7/L5	86.42	5	5	L7/L5	79.64	Signals : DDR differential clock Power : 3.3V, DDRVTT,5V,PLL power		
4C-1/1	4mil 1/1	4.00																																	
L7 - GROUND	1oz Cu	1.30																															Ground		
1080HRC	Prepreg	3.18																																	
L8 - SIGNAL	0.5oz+platin	1.40							5	10	L7	49.48	9	4	L6	49.72	4	9	L7	102.56					4	4.5	L7	91.21	5.5	4.5	L7	80.18	IC pin trace , DDR-SDRAM(DQS/DQM/Data) Clock signals , PCI , Control signals , MDI.HiGi + Differential Pair		
Soldemask		0.80																																	
Overall Thickness (mil)		61.74																																	
Overall Thickness (mm)	1.568196																																	

GPIO table













eMMC




















DDR4 bit swap rule

When placing components, optimize placement of the discrete DRAM chips to favor the data bus (analogous to DIMM topologies). Ensure the bit and byte swapping rules listed in following are implemented. Ensure bit and byte swapping rules are applied:


- Byte-swap is allowed in any order that would best fit the customer's design.
- Bit-swap is only allowed within a nibble.
- Bit-swap across two nibbles is not allowed.↓
- Bit-swap across byte lanes is not allowed.↓
- For 32-bit or 16-bit DDR4 data bus, in the ECC byte lane only, the DQ[0], and DQ[1] bit-swap is not allowed.

















Page Description:

CPU RGMII Interface


Common Retworks


Engineer: Howie Shih Check: Wei Lu Approval: MT Chang


Size Project Name: PCB Rev: Sch.Rev

D COR 0.10 0.10

Pate: Saturday, January 13, 2018 | Sheet 12 of 28








CPU Power


Common Engineer: Howie Shih Check: Wei Lu Approval: MT Chang


Size Project Name:


D COR


Date: Saturday, January 13, 2018 Sheet 14 of 28















Buck IC output = 500mA(Max)











	<u>(</u>	Page Description: DC to DC_3V3_2V5_0V9_VTT											
	networks	Engineer: Howie Shih	Engineer: Howie Shih Check: Wei L				val: MT Chan						
Size	Project Na	me:	•		PCE	Rev:	Sch.Re						
D		COR			0.	10	0.10						
Date:	Saturda	y, January 13, 2018	Sheet	16	of	28							























G1_RXCLK	Select the RGMII I/O voltage level
1	1.8V I/O
0	1.5V I/O


When using 2.5V RGMII I/O voltage level, G1_RXCLK can be pull-up or pull-down.














G2_RXCLK	Select the RGMII I/O voltage level
1	1.8V I/O
0	1.5V I/O


When using 2.5V RGMII I/O voltage level, G2_RXCLK can be pull-up or pull-down.






CONFIGURATION MAPPING										
PIN	BIT 3	BIT 2	BIT 1	BIT 0						
CONFIG[0]	PHY_ORDER	PHYADR[4]	PHYADR[3]	PHYADR[2]						
CONFIG[1]	SEL_MS	ENA_PAUSE	C_ANEG[1]	C_ANEG[0]						
CONFIG[2]	S_ANEG	ENA_XC	DIS_SLEEP	PDOWN						
CONFIG[3]	PTP_EN	MODE[2]	MODE[1]	MODE[0]						







MDI interface

