



COR


# Table of Contents

Sheet	Title	Revision 0.1
01	Cover Sheet	
02	Table of Contents	
03	Revision History	
04	System Block Diagram	
05	Power Tree	
06	Clock Tree	
07	Stackup & GPIO table	
08	CPU I/O_Reset_UART_JTAG	
09	CPU I/O_eMMC_QSPI FLASH	
10	CPU USB_USB3.0 Connector	
11	CPU DDR Bus_DDR4	
12	CPU RGMII Interface	
13	CPU SerDes Interface	
14	CPU Power	
15	EEPROM_LEDs_GPS_Con	
16	DC to DC_3V3_2V5_0V9_VTT	
17	DC to DC_5V_1V8_1V35	
18	DC to DC_3V3_AD_1V2	
19	Ethernet1_AR8035	
20	Ethernet2_AR8035	
21	Ethernet3_88E1545	
22	2G_RTL8188FTV	
23	M.2_Connector_XRBC12	
24	88E1545_MAGJACK	
25	PoE_54V_IN	
26	Power meter_PL7211	
27	54V to 12V_Flyback	
28	54V to 24V_Buck	


# Revision History

DATE	PHASE	REV #	DESCRIPTION
2018/1/4	EVT	V0.10	Initial Release


Block Diagram



# Power Tree



# Clock Tree






# PCB Stackup

layout stackup			Assume Dielectric constant is 4.3																																	
			40ohm( Single End )			50ohm( Single End )			50ohm( Single End )				50ohm( Single End )				100 ohm( Differential )				100 ohm( Differential )				90 ohm( Differential )				80 ohm( Differential )							
Plane Type/Code	Material	Construction (mil)	TRACE	Reference	Impedance	TRACE	Reference	Impedance	TRACE	Gap	Reference	Impedance	TRACE	Gap	Reference	Impedance	TRACE	SPACIN G	Reference	Impedance	TRACE	SPACIN G	Reference	Impedance	TRACE	SPACIN G	Reference	Impedance	TRACE	SPACIN G	Reference	Impedance	Layers assigned			
Soldermask		0.80																																		
L1 - SIGNAL	0.5oz+plating	1.40							5	10	L2	49.48	9	4	L3	49.72	4	9	L2	102.56	6.3	5	L3	101.76	4	4.5	L2	91.21	5.5	4.5	L2	80.18	IC pin trace , Differential Pair, Clock signals , Control signals , MDI, DDR-SDRAM(DQS/DQM/Data) , Flash, 10GXF1			
1080HRC	Prepreg	3.18																																		
L2 - GROUND	1oz Cu	1.30																															Ground			
4C-1/1	4mil 1/1	4.00																																		
L3 -HS SIGNAL	1oz Cu	1.30				5	L2/L5	48.06									4	9	L2/L5	96.71						4	5	L2/L5	86.42	5	5	L2/L5	79.64	Differential Pair, DDR-SDRAM(Address,CS,BA,CAS,RAS,CKE) , Clock signals , SGMII, Serdes I/F , MDI		
7628*2	Prepreg	15.59																																		
L4 - GROUND	1oz Cu	1.30																															Ground			
4C-1/1	4mil 1/1	4.00																																		
L5 - (3.3)Power	1oz Cu	1.30	7.5	L4/L6	40.44	5	L4/L6	48.06									4	9	L4/L6	96.71						4	5	L4/L6	86.42	4	5	L4/L6	79.64	Power:DDR1.5V , 1V,12V,5V		
7628*2	Prepreg	15.59																																		
L6 - Power / SIGNAL	1oz Cu	1.30				5	L7/L5	48.06									4	9	L7/L5	96.71						4	5	L7/L5	86.42	5	5	L7/L5	79.64	Signals : DDR differential clock Power : 3.3V, DDRVTT,5V,PLL power		
4C-1/1	4mil 1/1	4.00																																		
L7 - GROUND	1oz Cu	1.30																															Ground			
1080HRC	Prepreg	3.18																																		
L8 - SIGNAL	0.5oz+plating	1.40							5	10	L7	49.48	9	4	L6	49.72	4	9	L7	102.56						4	4.5	L7	91.21	5.5	4.5	L7	80.18	IC pin trace , DDR-SDRAM(DQS/DQM/Data) Clock signals , PCI , Control signals , MDI,H/GI + Differential Pair		
Soldermask		0.80																																		
Overall Thickness (mil)		61.74																																		
Overall Thickness (mm)		1.568196																																		


# GPIO table




[illegible]

 common networks		Page Description:			
		CPU I/O_Reset_UART_JTAG			
		Engineer: Howie Shih	Check: Wei Lu	Approval: MT Chang	
Size	Project Name:			PCB Rev:	Sch. Rev:
D	COR			0.10	0.10
Date:	Saturday, January 13, 2018	Sheet	8	of	28






CFG\_RCW\_SRC[0:8]  
SD\_CARD = 0\_0100\_0000  
QSPI\_FLASH = 0\_0100\_010x  
NAND\_FLASH = 1\_0000\_01xx  
8-bit NAND Flash, 512-byte page, 32 pages/block  
cfg\_rcw\_src[7]:  
0 Bad Block Indicator in page 0/1  
1 Bad Block Indicator in page 0 or last page  
cfg\_rcw\_src[8]:  
0 ECC disabled  
1 4 bits per 520 bytes






## eMMC



Layout:  
50ohm, SD singals(SD\_DATAx, SD\_CMD, SD\_CLK) control.

## QSPI FLASH







placing components, optimize placement of the discrete DRAM chips to favor the data bus (analogous to network topologies). Ensure the bit and byte swapping rules listed in following are implemented.<sup>4/</sup>

Bit and byte swapping rules are applied:<sup>4/</sup>



- Byte-swap is allowed in any order that would best fit the customer's design.<sup>4/</sup>
- Byte-swap is only allowed within a nibble.<sup>4/</sup>
- Byte-swap across two nibbles is not allowed.<sup>4/</sup>
- Byte-swap across byte lanes is not allowed.<sup>4/</sup>


32-bit or 16-bit DDR4 data bus, in the ECC byte lane only, the DQ[0], and DQ[1] bit-swap is not allowed.<sup>4/</sup>









**E: Do not swap individual data bits across different nibbles within a byte lane.**<sup>4/</sup>






















3.3V -> 2.5V




DDR VTT Termination Power




12V -> 0.9V



12V -> 3.3V




12V -> 5V




USB  
Buck IC output = 3A(Max)

12V -> 1.8V



CPU  
Buck IC output = 3A(Max)

12V -> 1.35V






CPU  
Buck IC output = 3A(Max)







[illegible]

PHY address 010H

PHYADDRESS0 (IPD)

PHYADDRESS1 (IPD)

MODE[0]

MODE[1]

1.8V/1.5V

MODE[3]

MODE[2]

PHYADDRESS2 (IPU)




MODE[3:0]:

AR8035 default assemble:1110(RGMII, PLL ON)

:1100(RGMII, PLL OFF)

G2_RXCLK	Select the RGMII I/O voltage level
1	1.8V I/O
0	1.5V I/O


When using 2.5V RGMII I/O voltage level, G2\_RXCLK can be pull-up or pull-down.







FOUR BIT MAPPING	
PIN	BIT[3:0]
VDD0	1111
P3_LED[2]	1110
P3_LED[1]	1101
P3_LED[0]	1100
P2_LED[3]	1011
P2_LED[2]	1010
P2_LED[1]	1001
P2_LED[0]	1000
P1_LED[3]	0111
P1_LED[2]	0110
P1_LED[1]	0101
P1_LED[0]	0100
P0_LED[3]	0011
P0_LED[2]	0010
P0_LED[1]	0001
VSS	0000


CONFIGURATION MAPPING				
PIN	BIT 3	BIT 2	BIT 1	BIT 0
CONFIG[0]	PHY_ORDER	PHYADR[4]	PHYADR[3]	PHYADR[2]
CONFIG[1]	SEL_MS	ENA_PAUSE	C_ANEG[1]	C_ANEG[0]
CONFIG[2]	S_ANEG	ENA_XC	DIS_SLEEP	PDOWN
CONFIG[3]	PTP_EN	MODE[2]	MODE[1]	MODE[0]

## MISC & HW CONIFG





## MDI interface












For RF module



Stand Off

