

8.16




The Verlilog behavioral model is included in multiply.v (three modules in one file.)

The testbench is **t_multiply.v**, it tests the recovery from reset, verifies that start have no function when not ready and exhaustively tests all combinations of inputs.


Partial simulation results:



8.21



(a)




(b)


The Verlilog behavioral model is included in **binary_multiplier.v** (three modules in one file.)

(c)

The testbench is **t_binary_multiplier.v**, it tests the recovery from reset, verifies that start have no function when not ready, checks that the operation does terminates early and exhaustively tests all combinations of inputs.


Partial simulation results:





(e)

Present State			Next State			Input Conditions	Mux2	Mux1	Mux0
D_2	D_1	D_0	D_2^+	$D_1^{\scriptscriptstyle+}$	D_0^+				
0	0	0	0	0	0	x'y'			
0	0	0	0	0	1	х	0	x'y	х
0	0	0	0	1	0	x'y			
0	0	1	0	1	0	-	0	1	0
0	1	0	1	0	0	F'	F'	F	F
0	1	0	0	1	1	F			
0	1	1	0	0	0	-	0	0	0
1	0	0	1	1	0	E'	1	E'	Е
1	0	0	1	0	1	E			
1	0	1	0	0	0	-	0	0	0
1	1	0	1	1	1	-	1	1	1
1	1	1	0	0	0	-	0	0	0




(g)

The Verlilog structural model is included in controller_struct_29.v.

The testbench is **t_controller_struct_29.v** with **t_controller_struct_29_comp.v**, it tests all the state transitions.

Simulation results:



(h)

The Verlilog structural model is included in controller_rtl_29.v.

The testbench is t_controller_rtl_29.v, it tests all the state transitions.

Simulation results (identical with g):

