



8.16



The Verilog behavioral model is included in **multiply.v** (three modules in one file.)


The testbench is **t_multiply.v**, it tests the recovery from reset, verifies that start have no function when not ready and exhaustively tests all combinations of inputs.

Partial simulation results:




8.21

State codes	s_1	s_0
s_{idle}	0	0
s_{add}	0	1
s_{shift}	1	0



8.25

(a)




(b)

The Verilog behavioral model is included in **binary_multiplier.v** (three modules in one file.)

(c)

The testbench is **t_binary_multiplier.v**, it tests the recovery from reset, verifies that start have no function when not ready, checks that the operation does terminates early and exhaustively tests all combinations of inputs.


Partial simulation results:




8.29

(a)

Inputs: $xyEF$




(b)



(c) \times by using three flip flops \times

Output	Present state			Inputs				Next state		
	D_2	D_1	D_0	x	y	E	F	D_2^+	D_1^+	D_0^+
S_0	0	0	0	0	0	x	x	0	0	0
	0	0	0	1	x	x	x	0	0	1
	0	0	0	0	1	x	x	0	1	0
S_1	0	0	1	x	x	x	x	0	1	0
S_2	0	1	0	x	x	x	0	1	0	0
	0	1	0	x	x	x	1	0	1	1
S_3	0	1	1	x	x	x	x	0	0	0
S_4	1	0	0	x	x	0	x	1	1	0
	1	0	0	x	x	1	x	1	0	1
S_5	1	0	1	x	x	x	x	0	0	0
S_6	1	1	0	x	x	x	x	1	1	1
S_7	1	1	1	x	x	x	x	0	0	0


(d)



(e)

Present State			Next State			Input Conditions	Mux2	Mux1	Mux0
D ₂	D ₁	D ₀	D ₂ ⁺	D ₁ ⁺	D ₀ ⁺				
0	0	0	0	0	0	x'y'	0	x'y	x
0	0	0	0	0	1	x			
0	0	0	0	1	0	x'y			
0	0	1	0	1	0	-	0	1	0
0	1	0	1	0	0	F'	F'	F	F
0	1	0	0	1	1	F			
0	1	1	0	0	0	-	0	0	0
1	0	0	1	1	0	E'	1	E'	E
1	0	0	1	0	1	E			
1	0	1	0	0	0	-	0	0	0
1	1	0	1	1	1	-	1	1	1
1	1	1	0	0	0	-	0	0	0

(f)




(g)

The Verilog structural model is included in **controller_struct_29.v**.

The testbench is **t_controller_struct_29.v** with **t_controller_struct_29_comp.v**, it tests all the state transitions.

Simulation results:



(h)

The Verilog structural model is included in **controller_rtl_29.v**.

The testbench is **t_controller_rtl_29.v**, it tests all the state transitions.

Simulation results (identical with g):

