



UNIVERSITY OF TEHRAN

College of Engineering

Electrical and Computer Engineering Department
Digital Systems I, ECE 894

Computer Assignment 1

Shahaboddin Sheybani 810101454

Q1:


We are going to design and simulate NOR gate using hand-simulation to determine the worst-case delay. This process allows us to observe how transistors adapt to each other's behavior.


I have created a testbench that incorporates various input transitions, as shown in both the code and the waveform. The resulting waveform closely resembles the one obtained from hand-simulation.

For more explanation you should know delays how achieved.

To1: both of pull-up transistor have to carry 1 and we have (5+5 = 10ns) delay

To0; both of pull-up transistors have to insulate and delay will be (7 + 7 = 14ns) which they are toZ delays of pmos transistor.







```
'timescale 1ns/1ns
    module mynor(input a ,b , output w);
 3
               supply1 vdd;
               supply0 Gnd;
 4
               wire y;
               nmos # (3,4,5) G1 (w, Gnd, a);
 6
               nmos # (3,4,5) G2 (w, Gnd, b);
 7
               pmos # (5,6,7) G3 (y, vdd, a);
 8
               pmos # (5,6,7) G4 (w, y,b);
 9
10
11
     endmodule
12
13
```

```
`timescale 1ns/1ns
 2
     module norTB();
                 logic aa;
 3
 4
                 logic bb;
 5
                 logic ww;
 6
                 mynor CUT1 (aa, bb, ww);
                 initial begin
 7
                 $$5$ aa = 0; bb = 0;
 8
                 $50 \text{ aa} = 1;
 9
                 $50 \text{ aa} = 0;
10
11
                 $50 \text{ bb} = 1;
                 $50 \text{ aa} = 0;
12
                 $50 \text{ bb} = 0;
13
14
                 #50 $stop;
15
                 end
16
     endmodule
17
18
```


General picture of waveform:



Worst case of To1 delay:



Worst case of To0 delay:




Q2:

This section describes the simulation of a multiplexer using two NMOS transistors. The provided logic design showcases the circuit, where the power supply originates from the initial inverter.


I performed hand-simulation to determine the worst-case delays for to1 and to0, as well as created additional testbenches. The results, including waveforms, demonstrate the successful identification of both valid output states.

A point which I have to add is that in multiplexer we wont have z on th ouptput cause its impossible that both of the nmos (passing) transistor conduct so we only have worst case of to1 & to0.




```
D:/Uni/Semester 4/Digital Systems 1/CA/CA1/Q2/Q2.sv (/passMUXtest/cut2) - Default =
  Ln#
    1
          `timescale 1ns/1ns
        module passMUX (input a,b,s , output w);
    2
    3
           wire y;
    4
            supply1 vdd;
    5
            supply0 gnd;
           nmos # (3,4,5) n(y,gnd,s);
    6
    7
            pmos # (5,6,7) p(y,vdd,s);
    8
            nmos # (3,4,5) t1(w,a,y);
            nmos # (3,4,5) t2(w,b,s);
    9
        endmodule
   10
   11
   12
```


```
D:/Uni/Semester 4/Digital Systems 1/CA/CA1/Q2/Q2_test.sv (/passMUXtest) - Default
 Ln#
  1
         'timescale lns/lns
  2
      module passMUXtest();
  3
        logic aa;
  4
        logic bb;
  5
        logic ss;
  6
       wire ww;
  7
        passMUX cut2 (aa, bb, ss, ww);
  8
      initial begin
  9
          aa = 0;
 10
          bb = 0;
 11
          ss = 0;
 12
          #50
 13
          $50 aa = 0;
 14
          #50 bb = 1;
 15
          #50 ss = 1;
 16
          #50 ss = 0;
 17
          #50 aa = 1;
 18
          #50 bb = 0;
 19
           #50 ss = 1;
        #50 $stop;
 20
 21
       - end
 22
       endmodule
 23
```




General picture of waveform :



Worst case of To0:



Worst case of to1:



Q3:

Designing a 4-to-1 Multiplexer using NOR Gates

Gate Delays:

It's important to consider the propagation delays associated with different logic gates. While 2-input NOR gates might have delays of 14 and 10 nanoseconds (ns) and 3-input NOR gates with their additional transistors(totally 6 transistors) exhibit increased delays, typically 1.5x those of 2-input gates. This translates to delays of approximately 21ns(3*7(toZ of pmos)) and 15ns(3*5(toZ of nmos)). Similarly, 4-input NOR gates can have delays around 28ns(4*7) and 20ns(4*5)

Inverting with NOR Gates:

To create a NOT gate using NOR gates, connect both inputs of a NOR gate together. Since a NOR gate outputs a logic 1 only when both inputs are logic 0, connecting both inputs essentially forces the output to be the logical complement of the single input.


Equivalent Circuit with NOR Gates:

By applying Boolean algebra, we can design an equivalent circuit for the desired function using only NOR gates. This circuit is typically presented in a diagram for better understanding.

Identifying Waveforms and Worst-Case Delays:


By analyzing the designed circuit and considering the individual gate delays, we can identify the critical path and determine the worst-case delay of the entire 4-to-1 multiplexer. This information is crucial for understanding the timing behavior of the circuit in real-world applications.

Following these steps allows you to design and analyze a 4-to-1 multiplexer using only NOR gates, taking into account the propagation delays of different gate types and utilizing the logic behavior of NOR gates to achieve desired functionalities.




```
D:/Uni/Semester 4/Digital Systems 1/CA/CA1/Q3/Q3.sv (/mux4_nor_test/cut3) - Default =
 Ln#
  1
        'timescale lns/lns
  2
      module mux4 nor (input a,b,c,d,sl,s0,output w);
  3
  4
          nor #(10,14) (a bar,a,a),
  5
                   (b bar, b, b),
  6
                   (c bar, c, c),
  7
                   (d bar, d, d),
  8
                   (s0 bar, s0, s0),
  9
                   (sl bar, sl, sl);
 10
 11
          nor #(15,21) (al,a bar,s0,s1),
 12
                   (cl,c bar,s0 bar,s1),
                   (bl,b bar, s0, sl bar),
 13
                   (dl,d bar,s0 bar,sl bar);
 14
 15
 16
          nor #(20,28) (w bar,al,bl,cl,dl);
 17
          nor #(10,14) (w,w bar,w bar);
 18
       endmodule
 19
```


D:/Uni/Semester 4/Digital Systems 1/CA/CA1/Q3/Q3_test.sv (/mux4_nor_ Ln# 1 `timescale lns/lns 2 module mux4_nor_test(); 3 logic aa, bb, cc, dd, s0s, s1s, ww; 4 mux4 nor cut3(aa,bb,cc,dd,s0s,s1s,ww); 5 initial begin 6 aa = 0;7 bb = 0;8 cc = 0;9 dd = 0;s0s = 0;10 sls = 0;11 12 #50 13 #100 aa = 1; #100 aa = 0;14 #100 s0s = 1; 15 #100 bb = 1;16 17 #100 bb = 0;18 \$100 s0s = 0;19 #100 sls = 1; #100 cc = 1; 20 21 #100 cc = 0;#100 s0s = 1; 22 23 #100 dd = 1; 24 #100 dd = 0;25 #100 \$stop; 26 end 27 endmodule 28




General picture of waveform:




Worst case delay of to0:



Worst case of to1 delay:



Hand simulation:



Q4:


In this section, we will design a 4-to-1 multiplexer using 2-to-1 multiplexers. The logic design is shown below.

In a testbench, I aim to demonstrate the worst-case delays for inputs to and to 1, and verify that they match the results obtained through manual simulation.

It is important to note that the delays are transistor-based, and I have implemented them from the first stage (Q1).


Also I should say that in this question I call passmux module which has used in Q2.

For calculating worst case we should consider that changing s0 or s1 can make more delay cause our inverter will be worked.




```
D:/Uni/Semester 4/Digital Systems 1/CA/CA1/Q4/Q4.sv (/mux4_2to1_test/cut4) - Default =
  Ln#
    1
         `timescale 1ns/1ns
    2
       module mux4 2tol (input a,b,c,d,s0,s1,output w);
           passMUX m1(a,b,s0,y1);
   3
   4
           passMUX m2(c,d,s0,y2);
    5
           passMUX m3(y1, y2, s1, w);
    6
       endmodule
          'timescale lns/lns
    2
        module mux4 2tol test();
    3
            logic aa, bb, cc, dd, s0s, sls, ww;
    4
           mux4 2tol cut4 (aa, bb, cc, dd, s0s, s1s, ww);
    5
           initial begin
    6
                   aa = 1;
    7
                   bb = 0;
   8
                   cc = 0;
    9
                   dd = 0;
  10
                   s0s = 0;
  11
                   sls = 0;
  12
                   #50
  13
                   #50 s0s = 1;
  14
                   #50 bb = 1;
  15
                   #50 s0s = 0;
  16
                   #50 sls = 1;
  17
                   #50 cc = 1;
  18
                   #50 cc = 0;
  19
                   #50 s0s = 1;
  20
                   #50 dd = 1;
  21
                   $50 \text{ dd} = 0;
  22
                   #50 cc = 0;
  23
                   $50 \text{ bb} = 0;
                   #50 sls = 0;
  24
                   #50 s0s = 0;
  25
  26
                   #50 Sstop;
  27
            end
        endmodule
  28
  29
```


General picture of waveform :




Worst case of to1 delay:



Worst case of to0 delay:





Q5:

In this section, we will compare the modules of q4 and q5 in terms of transistor count, delay, and power consumption.

Firstly, when utilizing NOR gates to construct a 4-to-1 multiplexer, we require a minimum of 12 NOR gates, each containing 4 transistors. Thus, the total transistor count would be 12 * 4 = 48 transistors.

However, we discovered an alternative method using only 10 transistors, thereby saving 38 transistors by implementing passing transistors.


Additionally, upon analyzing the waveform results, it becomes evident that employing more transistors results in increased delay. For instance, in comparing the transition delay of the passing transistor multiplexer (around 6ns), it significantly outperforms the NOR gate version (67ns).


Nonetheless, it is essential to acknowledge that there's no free lunch in this scenario. While fewer transistors lead to reduced delay, there is a trade-off in power consumption.


In the case of passing transistors, they draw power solely from the inverters of the previous gate, resulting in weaker 1s or 0s at the output. Conversely, NOR gates have their dedicated power supplies, thereby consuming less power despite the increased delay.


Its necessary that you know ww2 shows output using passing transistors and ww1 represent output of multiplexer using NOR gates.

General picture of waveform:









```
D:/Uni/Semester 4/Digital Systems 1/CA/CA1/Q5/Q5.sv (/mux_compare) - Default =
  Ln#
   1
          `timescale lns/lns
    2
       module mux compare();
    3
            logic aa,bb,cc,dd,s0s,sls,wwl,ww2;
    4
           mux4 nor cut5(aa,bb,cc,dd,s0s,sls,wwl);
    5
           mux4 2tol cut6(aa,bb,cc,dd,s0s,sls,ww2);
    6
           initial begin
   7
                  aa = 0;
   8
                  bb = 0;
   9
                  cc = 0;
  10
                  dd = 0;
  11
                  s0s = 0;
  12
                  sls = 0;
                  #50
  13
  14
                  #50 aa = 1;
  15
                  #93 s0s = 1;
  16
                  #93 bb = 1;
  17
                  #93 s0s = 0;
  18
                  #93 sls = 1;
  19
                  #93 cc = 1;
  20
                  #93 cc = 0;
  21
                  #93 s0s = 1;
  22
                  #93 dd = 1;
  23
                  #93 dd = 0;
  24
                  #93 cc = 0;
  25
                  #93 bb = 0;
  26
                  #93 sls = 0;
  27
                  $93 s0s = 0;
  28
              end
  29
        endmodule
  30
```