



UNIVERSITY OF TEHRAN

College of Engineering


Electrical and Computer Engineering Department

Digital Systems I, ECE 894

Computer Assignment 5

Shahaboddin Sheybani 810101454

Design:



Pre-Synthesis


```
timescale lns/lns
module DivDg (input [7:0]Q, M, input loadM, loadM, loadQ, InitA, Asel, shiftA, shiftQ, clk, rst, output logic [7:0]Quotient , output logic [7:0] Remainder, output logic A0);
               logic [7:0] Qreg, Mreg, Qin, A, Ain, Areg, Ares, SubResult, MUXResult;
 always@ (posedge clk, posedge rst) begin
                 if(rst) begin
Areg <= 8'b0;</pre>
           else if (InitA) begin
A <= 8'b0;
                    end
else if(loadA) begin
hreg <= A;
                  else if(shiftA) begin
Areg <= Ares;
             always @ (posedge clk, posedge rst) begin
                     if(rst)
Qreg <= 8'b0;
                    else begin
if(loadQ)
                            Qreg <= Q;
else
if(shiftQ)
                                       Qreg <= Qin;
            always @(posedge clk, posedge rst) begin
                      Hreg <= 8'b0;
else begin
if(loadM)
                                 Mreg <= M:
1 `timescale lns/lns 2
         module DivCV (input clk, rst, start, h0, output logic ready, loadA, loadM, loadQ, shiftA, shiftQ, InitA, hsel);
              logic Co:
logic Init_Counter, Inc_Counter;
logic [1:0]pstate, nstate;
logic [2:0] Count;
             Parameter [1:0]

Idle = 0, Init = 1, Load = 2, Shift=3;
always 8 (pstate , start, AO, Co) begin
nstate = 0;
[loadA, loadd, loadQ, shiftA, shiftQ, InitA, Asel,ready] = 8'b0;
[linit_Counter, Inc_Counter] = 2'b0;


case (pstate)

Idle: begin nstate = start ? Init : Idle: ready = 1'b1: end
Init: begin nstate = start ? Initial Init_Counter= 1'b1: InitA= 1'b1: end
Load: begin nstate = ShiftO InitA= 1'b0:loadW=1'b1: loadQ = 1'b1: loadA = 1'b1: end
Shiftbegin nstate = Co 'Idle: Shifts: shiftQ= 1'b1: shiftA= 1'b1: Inc_Counter= 1'b1: Asel= A0: end
default: nstate=Idle:
endcase
endcase
end
           always @(posedge clk, posedge rst) begin if(rst)
                  pstate <= Idle:
             pstate <= nstate;
end
           always @(posedge clk, posedge rst) begin
if(rst) Count<=3'b0;
                    if(Init_Counter) Count <= 3'bl;</pre>
              if(Inc_Counter) Count <= Count+1'bl;
end</pre>
               timescale lns/lns
                 module top (input clk, rst, start, input[7:0] Q, M, output[7:0] Quotient, Remainder, output ready);
                logic loadA, loadM, loadQ, shiftA, shiftQ, InitA, Asel, A0;
DivDp dp (Q, M, loadM, loadA, loadQ, InitA, Asel, shiftA, shiftQ, clk, rst, Quotient, Remainder, A0);
DivCV cu (clk, rst, start, A0, ready, loadA, loadM, loadQ, shiftA, shiftQ, InitA, Asel);
```

06/12/2024 05:08:17 ... ☐ Test.sv ✓ Syst... 2
06/12/2024 05:03:00 ... ☐ Controller.sv ✓ Syst... 0
06/12/2024 05:01:16 ... ☐ Top.sv ✓ Syst... 3
06/12/2024 05:00:55 ... ☐ Datapath.sv ✓ Syst... 1



Post-Synthesis:




```
`timescale lns/lns
    1
    2
         F module DivTB();
    3
           logic clk = 1'b0;
            logic rst=1'b0;
    4
            logic start =1'b0;
           logic [7:0] Q, M, Quotient, Remainder;
    6
           logic ready;
    7
       top uut (clk, rst, start, Q, M, Quotient, Remainder, ready);
always #5 clk <= ~clk;
initial begin
    8
   10
   11
                 #3 rst =1;
   12
                 #3 rst=0;
                 #13 Q = 8'd101;
#13 M = 8'd6;
   13
   14
   15
                  #3 start =1;
                  #13 start =0;
   16
   17
                 #300 $stop;
   18
          end
endmodule
   19
   20
                       101
/DivTB/M

---//DivTB/Quotient
---//DivTB/Remainder
//DivTB/ready
                       16
```

Test-Both:

```
`timescale 1ns/1ns
     module DivTestBoth();
     logic clk = 1'b0;
     logic rst=1'b0;
     logic start =1'b0;
     logic [7:0] Q, M, Quotient, Remainder;
     logic ready;
     DivTop cut (clk, rst, start, Q, M, Quotient, Remainder, ready);
9
     top cut2 (clk, rst, start, Q, M, QuotientQ, RemainderQ, readyQ);
     always #5 clk <= ~clk;
11
     initial begin
12
         #3 rst = 1;
13
         #10 \text{ rst} = 0;
         #15 Q = 8'd183;
         #15 M = 8'd11;
         #3 start =1;
         #13 start =0;
         #300 $stop;
     end
     endmodule
```



This assignment involves designing a divider circuit using bit shifting.

Datapath:

- The datapath consists of three registers: A, Q, and M.
- The algorithm utilizes these registers to calculate the quotient and remainder of a division operation over a period of 8 clock cycles. This is achieved by shifting registers A and Q in a specific sequence.

Controller:

- The controller employs a 2-bit state variable that defines four distinct states for the divider
- The controller asserts a "ready" signal upon completing the division operation.
- (**Optional:** You can mention additional details about the state transitions at first.)

Control Counter:

- The control counter has two inputs and two outputs:
 - o Inputs: These might be clock and reset signals.
 - o Outputs:
 - co: This is likely the "carry out" signal, which represents the combined overflow from all counter bits.
 - count: This represents the current count value of the counter.

Asynchronous Reset:

• The design incorporates an asynchronous reset mechanism to initialize the circuit.

Overall Design:

• These components, the datapath, controller, control counter, and reset, work together to form the complete divider circuit!