# Contents

1	README	2
2	a/Bit.hdl	3
3	a/PC.hdl	4
4	a/RAM64.hdl	5
5	a/RAM8.hdl	6
6	a/Register.hdl	7
7	b/RAM16K.hdl	8
8	b/RAM4K.hdl	9
9	b/RAM512.hdl	10

#### 1 README

```
nivkeren, ransha
 1
      Niv Keren, ID 201478351, niv.keren@cs.huji.ac.il
      Ran Shaham, ID 203781000, ran.shaham1@mail.huji.ac.il
 4
      _____
                                         Project 3 - Sequential Logic
 8
 9
10
      Submitted Files
11
12 -----

13 README - This file.

14 a/Bit.hdl - 1-bit register.

15 a/Register.hdl - 16-bit register.

16 a/RAM8.hdl - Memory of 8 16-bit registers.

27 a/RAM64.hdl - Memory of 64 registers.

Memory of 512 registers.
     a/RAM64.hdl - Memory of 512 registers.
b/RAM16K.hdl - Memory of 4096 registers.
b/RAM16K.hdl - Memory of 7160000 registers.
a/PC.hdl - The program counter chip.
19
20
21
22
23
     Remarks
24
     * The logic in the PC chip was to store the data across time using a register and manipulate
25
       it in the correct manner using a multiplexer.
27
     * All other chips had simple implementations that were drawn directly from the lectures
        and simple logic.
28
```

# 2 a/Bit.hdl

```
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/a/Bit.hdl
 5
 6
     * 1-bit register:
      * If load[t] == 1 then out[t+1] = in[t]
 9
                            else out does not change (out[t+1] = out[t])
10
11
     CHIP Bit {
12
         IN in, load;
13
          OUT out;
14
15
          PARTS:
16
17
              // As shown in the lectures...
              Mux(a=ffout, b=in, sel=load, out=ffin);
DFF(in=ffin, out=out, out=ffout);
18
19
    }
20
```

# 3 a/PC.hdl

```
// This file is part of www.nand2tetris.org
   // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/a/PC.hdl
6
     * A 16-bit counter with load and reset control bits.
     * if
               (reset[t] == 1) out[t+1] = 0
     * else if (load[t] == 1) out[t+1] = in[t]

* else if (inc[t] == 1) out[t+1] = out[t] + 1 (integer addition)
9
10
                                 out[t+1] = out[t]
11
     * else
     */
12
13
    CHIP PC {
14
         IN in[16],load,inc,reset;
15
         OUT out[16];
16
17
         PARTS:
18
19
             // Increment the output
             Inc16(in=regout, out=incout);
20
21
22
             // According to control bits, decide what will be the register input
             Mux4Way16(a=regout, b=incout, c=in, d=in, sel[0]=inc, sel[1]=load, out=regin1);
23
24
             Mux16(a=regin1, b=false, sel=reset, out=regin);
25
             \ensuremath{//} If one of the control bits is on, the register should be loaded
26
             Or8Way(in[0]=inc, in[1]=load, in[2]=reset, in[3..7]=false, out=regload);
28
             \ensuremath{//} This is where the magic happens
29
             Register(in=regin, load=regload, out=regout, out=out);
30
    }
31
```

#### 4 a/RAM64.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/a/RAM64.hdl
5
6
     \boldsymbol{\ast} Memory of 64 registers, each 16 bit-wide. Out holds the value
     \ast stored at the memory location specified by address. If load==1, then
9
     * the in value is loaded into the memory location specified by address
10
     st (the loaded value will be emitted to out from the next time step onward).
11
12
    CHIP RAM64 {
13
         IN in[16], load, address[6];
14
         OUT out[16];
15
16
        PARTS:
17
18
            // Same logic as RAM8
             // According to the address MSBs, decide which RAM to load
20
            {\tt DMux8Way(in=load, sel=address[3..5],}\\
21
22
                      a=load0, b=load1, c=load2, d=load3,
                      e=load4, f=load5, g=load6, h=load7);
23
24
             // According to the address' LSBs, decide which Register inside the RAM to handle
25
             RAM8(in=in, load=load0, address=address[0..2], out=out0);
26
             RAM8(in=in, load=load1, address=address[0..2], out=out1);
             RAM8(in=in, load=load2, address=address[0..2], out=out2);
28
             RAM8(in=in, load=load3, address=address[0..2], out=out3);
29
             RAM8(in=in, load=load4, address=address[0..2], out=out4);
30
             RAM8(in=in, load=load5, address=address[0..2], out=out5);
31
32
             {\tt RAM8(in=in, load=load6, address=address[0..2], out=out6);}\\
33
             RAM8(in=in, load=load7, address=address[0..2], out=out7);
34
35
             // Again, according to MSBs, decide what data to output
            Mux8Way16(a=out0, b=out1, c=out2, d=out3,
36
                       e=out4, f=out5, g=out6, h=out7,
37
                       sel=address[3..5], out=out);
38
    }
39
```

### 5 a/RAM8.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/a/RAM8.hdl
5
6
     * Memory of 8 registers, each 16 bit-wide. Out holds the value
      \ast stored at the memory location specified by address. If load==1, then
9
      * the in value is loaded into the memory location specified by address
     st (the loaded value will be emitted to out from the next time step onward).
10
11
12
    CHIP RAM8 {
13
         IN in[16], load, address[3];
14
         OUT out[16];
15
16
         PARTS:
17
18
             // Decide which Register to handle, according to the address input
19
             DMux8Way(in=load, sel=address,
                       a=load0, b=load1, c=load2, d=load3,
20
                       e=load4, f=load5, g=load6, h=load7);
21
22
             // Feed the registers
23
24
             Register(in=in, load=load0, out=out0);
             Register(in=in, load=load1, out=out1);
Register(in=in, load=load2, out=out2);
25
26
             Register(in=in, load=load3, out=out3);
             Register(in=in, load=load4, out=out4);
Register(in=in, load=load5, out=out5);
28
29
             Register(in=in, load=load6, out=out6);
30
             Register(in=in, load=load7, out=out7);
31
32
33
             // Decide which register's data should be the output
34
             Mux8Way16(a=out0, b=out1, c=out2, d=out3,
35
                        e=out4, f=out5, g=out6, h=out7,
                        sel=address, out=out);
36
    }
37
```

# 6 a/Register.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
     // by Nisan and Schocken, MIT Press.
     // File name: projects/03/a/Register.hdl
6
      * 16-bit register:
      * If load[t] == 1 then out[t+1] = in[t]
9
      * else out does not change
10
11
     CHIP Register {
12
          IN in[16], load;
13
          OUT out[16];
14
15
16
          PARTS:
              // Just a chain of bits
17
              Bit(in=in[0], load=load, out=out[0]);
18
              Bit(in=in[1], load=load, out=out[1]);
              Bit(in=in[2], load=load, out=out[2]);
20
              Bit(in=in[3], load=load, out=out[3]);
21
              Bit(in=in[4], load=load, out=out[4]);
Bit(in=in[5], load=load, out=out[5]);
22
23
24
              Bit(in=in[6], load=load, out=out[6]);
              Bit(in=in[7], load=load, out=out[7]);
Bit(in=in[8], load=load, out=out[8]);
25
26
               Bit(in=in[9], load=load, out=out[9]);
              Bit(in=in[10], load=load, out=out[10]);
Bit(in=in[11], load=load, out=out[11]);
28
29
              Bit(in=in[12], load=load, out=out[12]);
30
              Bit(in=in[13], load=load, out=out[13]);
Bit(in=in[14], load=load, out=out[14]);
31
32
33
              Bit(in=in[15], load=load, out=out[15]);
    }
34
```

# 7 b/RAM16K.hdl

```
// This file is part of www.nand2tetris.org
   // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/b/RAM16K.hdl
5
6
     * Memory of 16K registers, each 16 bit-wide. Out holds the value
     \ast stored at the memory location specified by address. If load==1, then
9
     * the in value is loaded into the memory location specified by address
     st (the loaded value will be emitted to out from the next time step onward).
10
11
12
    CHIP RAM16K {
13
         IN in[16], load, address[14];
14
        OUT out[16];
15
16
        PARTS:
17
            // Same as previous chips, only a bit smaller (actually, A LOT of bits smaller, but that's abstracted)
18
19
            DMux4Way(in=load, sel=address[12..13],
                      a=load0, b=load1, c=load2, d=load3);
20
21
22
            RAM4K(in=in, load=load0, address=address[0..11], out=out0);
            RAM4K(in=in, load=load1, address=address[0..11], out=out1);
23
24
            RAM4K(in=in, load=load2, address=address[0..11], out=out2);
25
            RAM4K(in=in, load=load3, address=address[0..11], out=out3);
26
            Mux4Way16(a=out0, b=out1, c=out2, d=out3, sel=address[12..13], out=out);
28
    }
```

# 8 b/RAM4K.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/b/RAM4K.hdl
6
     \boldsymbol{\ast} Memory of 4K registers, each 16 bit-wide. Out holds the value
     \ast stored at the memory location specified by address. If load==1, then
9
     * the in value is loaded into the memory location specified by address
10
     st (the loaded value will be emitted to out from the next time step onward).
11
12
    CHIP RAM4K {
13
         IN in[16], load, address[12];
14
         OUT out[16];
15
16
         PARTS:
17
18
             // Again, same as RAM512 \,
19
             DMux8Way(in=load, sel=address[9..11],
                       a=load0, b=load1, c=load2, d=load3,
20
                       e=load4, f=load5, g=load6, h=load7);
21
22
             RAM512(in=in, load=load0, address=address[0..8], out=out0);
23
24
             RAM512(in=in, load=load1, address=address[0..8], out=out1);
             RAM512(in=in, load=load2, address=address[0..8], out=out2);
25
             RAM512(in=in, load=load3, address=address[0..8], out=out3);
26
             RAM512(in=in, load=load4, address=address[0..8], out=out4);
             RAM512(in=in, load=load5, address=address[0..8], out=out5); RAM512(in=in, load=load6, address=address[0..8], out=out6);
28
29
             RAM512(in=in, load=load7, address=address[0..8], out=out7);
30
31
32
             Mux8Way16(a=out0, b=out1, c=out2, d=out3,
33
                        e=out4, f=out5, g=out6, h=out7,
34
                        sel=address[9..11], out=out);
35
    }
```

#### 9 b/RAM512.hdl

```
// This file is part of the materials accompanying the book
   // "The Elements of Computing Systems" by Nisan and Schocken,
    // MIT Press. Book site: www.idc.ac.il/tecs
    // File name: projects/03/b/RAM512.hdl
5
6
     * Memory of 512 registers, each 16 bit-wide. Out holds the value
     \ast stored at the memory location specified by address. If load==1, then
9
     * the in value is loaded into the memory location specified by address
10
     st (the loaded value will be emitted to out from the next time step onward).
11
12
    CHIP RAM512 {
13
         IN in[16], load, address[9];
14
         OUT out[16];
15
16
         PARTS:
17
18
             // Exactly the same logic as RAM64
19
             DMux8Way(in=load, sel=address[6..8],
                      a=load0, b=load1, c=load2, d=load3,
20
                      e=load4, f=load5, g=load6, h=load7);
21
22
             RAM64(in=in, load=load0, address=address[0..5], out=out0);
23
24
             RAM64(in=in, load=load1, address=address[0..5], out=out1);
             RAM64(in=in, load=load2, address=address[0..5], out=out2);
25
             RAM64(in=in, load=load3, address=address[0..5], out=out3);
26
             RAM64(in=in, load=load4, address=address[0..5], out=out4);
             RAM64(in=in, load=load5, address=address[0..5], out=out5); RAM64(in=in, load=load6, address=address[0..5], out=out6);
28
29
             RAM64(in=in, load=load7, address=address[0..5], out=out7);
30
31
32
             Mux8Way16(a=out0, b=out1, c=out2, d=out3,
33
                        e=out4, f=out5, g=out6, h=out7,
34
                        sel=address[6..8], out=out);
35
    }
```