Contents

1	README	2
2	CPU.hdl	3
3	Computer.hdl	5
4	CpuMul.hdl	6
5	ExtendAlu.hdl	8
6	Memory.hdl	9

1 README

```
nivkeren, ransha
   Niv Keren, ID 201478351, niv.keren@mail.huji.ac.il
   Ran Shaham, ID 203781000, ran.shaham1@mail.huji.ac.il
4
    _____
                           Project 5 - Computer Architecture
8
9
10
   Submitted Files
11
12
13 README
             - This file.
   CPU.hdl
                 - Our implementation of the CPU.
14
   ExtendAlu.hdl - ALU with multiplication and shifts.
15
   CpuMul.hdl - CPU that uses the ExtendAlu.
               - Encapsulates 16K RAM, screen memory and keyboard register.
   Memory.hdl
17
   Computer.hdl - Combines CPU, Memory and ROM to a working computer!
18
19
   Remarks
20
21
22 * Our implementation followed the instructions given in the lectures, which
    were simple and bold.
```

2 CPU.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/05/CPU.hdl
4
6
     * The Hack CPU (Central Processing unit), consisting of an ALU,
8
     * two registers named A and D, and a program counter named PC.
     st The CPU is designed to fetch and execute instructions written in
9
10
     \boldsymbol{\ast} the Hack machine language. In particular, functions as follows:
     * Executes the inputted instruction according to the Hack machine
11
     st language specification. The D and A in the language specification
12
     st refer to CPU-resident registers, while M refers to the external
     * memory location addressed by A, i.e. to Memory[A]. The inM input
14
15
     st holds the value of this location. If the current instruction needs
16
     st to write a value to M, the value is placed in outM, the address
     * of the target location is placed in the addressM output, and the
17
     * writeM control bit is asserted. (When writeM==0, any value may
18
     * appear in outM). The outM and writeM outputs are combinational:
19
     \boldsymbol{\ast} they are affected instantaneously by the execution of the current
20
21
     * instruction. The addressM and pc outputs are clocked: although they
     * are affected by the execution of the current instruction, they commit
22
23
     \boldsymbol{*} to their new values only in the next time step. If reset==1 then the
     * CPU jumps to address 0 (i.e. pc is set to 0 in next time step) rather
24
     * than to the address resulting from executing the current instruction.
25
26
     */
27
    CHIP CPU {
28
29
                              // M value input (M = contents of RAM[A])
30
         IN inM[16],
             instruction[16], // Instruction for execution
31
                              // Signals whether to re-start the current
                              // program (reset==1) or continue executing
33
34
                              // the current program (reset==0).
35
         OUT outM[16].
                              // M value output
36
37
             writeM,
                              // Write to M?
             addressM[15],
                              // Address in data memory (of M)
38
                              // address of next instruction
39
             pc[15];
40
        PARTS:
41
42
             // C-Instruction decoding
             And16(a=instruction, b=true, out[15]=opcode, out[12]=ca,
43
               out[11]=c1, out[10]=c2, out[9] =c3, out[8]=c4, out[7]=c5,
44
45
                   out[6] =c6, out[5]=writeA, out[4]=writeD, out[3]=writeM1,
               out[2]=j1, out[1] =j2, out[0] =j3);
46
47
        // writeM is true iff it is a C-instruction and d3==1 \,
             And(a=writeM1, b=opcode, out=writeM);
49
50
51
             // A Register logic
             Mux16(a=instruction, b=aluout, sel=opcode, out=aregin);
52
53
         Not(in=opcode, out=negopcode);
         // Load address to ARegister if it is an A-Instruction or d1==1
54
55
         Or(a=negopcode, b=writeA, out=aload);
         ARegister(in=aregin, load=aload, out=aregout, out[0..14]=addressM);
56
57
58
         // D Register logic - similar to A Register
         And(a=writeD, b=opcode, out=dload);
```

```
60
             DRegister(in=aluout, load=dload, out=dregout);
61
         // ALU logic
62
63
         // The a-bit in the C-Instruction determines whether to handle
         // A value or M value. This bit is extracted in the C-Instruction
64
         \ensuremath{//} decoding at the beginning of the chip
65
         Mux16(a=aregout, b=inM, sel=ca, out=aorm);
66
         {\tt ALU(x=dregout,\ y=aorm,\ zx=c1,\ nx=c2,\ zy=c3,\ ny=c4,\ f=c5,\ no=c6,}
67
68
                  zr=zr, ng=ng, out=aluout, out=outM);
69
         // PC logic
70
71
         Not(in=ng, out=nng);
         Not(in=zr, out=nzr);
72
         And(a=nng, b=nzr, out=pt);
73
74
         And(a=j3, b=pt, out=jgt);
75
76
         And(a=j1, b=ng, out=jlt);
         And(a=j2, b=zr, out=jeq);
And(a=j1, b=j2, out=tmp);
77
78
79
         And(a=tmp, b=j3, out=jmp);
80
         // This covers every jump condition (e.g jge is satisfied by jgt or
         // jeq)
81
         \label{lem:constraint} {\tt Or8Way(in[0]=jmp,\ in[1]=jgt,\ in[2]=jlt,\ in[3]=jeq,\ in[4..7]=false,}
82
                 out=pcload1);
83
         And(a=pcload1, b=opcode, out=pcload);
84
85
         PC(in=aregout, load=pcload, inc=true,
86
87
                    reset=reset, out[0..14]=pc);
    }
88
```

3 Computer.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/05/Computer.hdl
    * The HACK computer, including CPU, ROM and RAM.
     * When reset is 0, the program stored in the computer's ROM executes.
9
     \boldsymbol{\ast} When reset is 1, the execution of the program restarts.
     * Thus, to start a program's execution, reset must be pushed "up" (1)
10
     \boldsymbol{*} and "down" (0). From this point onward the user is at the mercy of
11
     * the software. In particular, depending on the program's code, the
     * screen may show some output and the user may be able to interact
13
14
     15
16
17
    CHIP Computer {
18
        IN reset;
19
20
21
        PARTS:
            // Exactly as shown in class: Unit 5.4, 25'40''
22
            CPU(inM=memout, instruction=romout, reset=reset, writeM=writeM,
            outM=outM, addressM=addressM, pc=pc);
24
25
        ROM32K(address=pc, out=romout);
        Memory(in=outM, address=addressM, load=writeM, out=memout);
26
27
```

4 CpuMul.hdl

```
/**
   * This chip is an extension of the book CPU by using the extended ALU.
   * More specificly if instruction[15] == 0 or (instruction[14] and instruction[13] equals 1)
    st the CpuMul behave exactly as the book CPU.
    * While if it is C instruction and instruction[13] == 0 the output will be D*A/M
   * (according to instruction[12]).
    * Moreover, if it is c instruction and instruction[14] == 0 it will behave as follows:
8
9
    * instruction: | 12 | 11 | 10 |
10
   * shift left D | 0 | 1 | 1
11
    * shift left A | 0 | 1 | 0
    * shift left M | 1 | 1 | 0 |
13
   * shift right D | 0 | 1 |
15
    * shift right A | 0 | 0 | 0
    * shift right M | 1 | 0 | 0 |
16
17
    **/
18
    CHIP CpuMul{
19
20
                             // M value input (M = contents of RAM[A])
21
        IN inM[16].
            instruction[16], // Instruction for execution
22
                             // Signals whether to re-start the current
23
                             // program (reset=1) or continue executing
24
25
                             // the current program (reset=0).
26
                             // M value output
        OUT outM[16],
27
28
                             // Write into M?
            addressM[15],
                             // Address in data memory (of M)
29
30
            pc[15];
                             // address of next instruction
31
32
33
        // The same as CPU except for the ALU part, which is more intuitive.
34
            // C-Instruction decoding
35
            And16(a=instruction, b=true, out[15]=opcode, out[12]=ca,
              out[5]=writeA, out[4]=writeD, out[3]=writeM1,
37
38
              out[2]=j1, out[1] =j2, out[0] =j3);
        // writeM is true iff it is a C-instruction and d3==1
40
41
            And(a=writeM1, b=opcode, out=writeM);
42
            // A Register logic
43
            Mux16(a=instruction, b=aluout, sel=opcode, out=aregin);
44
        Not(in=opcode, out=negopcode);
45
46
        // Load address to ARegister if it is an A-Instruction or d1==1 \,
        Or(a=negopcode, b=writeA, out=aload);
47
        ARegister(in=aregin, load=aload, out=aregout, out[0..14]=addressM);
48
49
        // D Register logic - similar to A Register
50
        And(a=writeD, b=opcode, out=dload);
51
            DRegister(in=aluout, load=dload, out=dregout);
52
53
        // ALU logic
54
        // The a-bit in the C-Instruction determines whether to handle
        // A value or M value. This bit is extracted in the C-Instruction
56
57
        // decoding at the beginning of the chip
        Mux16(a=aregout, b=inM, sel=ca, out=aorm);
58
        ExtendAlu(x=dregout, y=aorm, instruction=instruction[6..14],
59
```

```
60
                zr=zr, ng=ng, out=aluout, out=outM);
61
         // PC logic
62
         Not(in=ng, out=nng);
Not(in=zr, out=nzr);
And(a=nng, b=nzr, out=pt);
63
64
65
66
         And(a=j3, b=pt, out=jgt);
And(a=j1, b=ng, out=jlt);
67
68
         And(a=j2, b=zr, out=jeq);
69
70
         And(a=j1, b=j2, out=tmp);
71
         And(a=tmp, b=j3, out=jmp);
         // This covers every jump condition (e.g jge is satisfied by jgt or
72
         // jeq)
73
         Or8Way(in[0]=jmp, in[1]=jgt, in[2]=jlt, in[3]=jeq, in[4..7]=false,
74
                 out=pcload1);
75
         And(a=pcload1, b=opcode, out=pcload);
76
77
         PC(in=aregout, load=pcload, inc=true,
78
                    reset=reset, out[0..14]=pc);
79
80 }
```

5 ExtendAlu.hdl

```
/**
1
    * The input of the extends ALU is instruction[9] and x[16],y[16].
    * the output is define as follows:
    * If instruction[7..8] equals 1 the the output is exactly as the ALU.
    * Where instruction[5]=zx,instruction[4]=nx,...,instruction[0]=no.
   * If instruction[7] equals 0 the output will be x*y and disregard the rest
    * of the instruction.
    \boldsymbol{*} If instruction[8] equals 0 the output will be shift.
    * Then, if instruction[4] equals 0 it will return shift of y otherwise shift
    * of x, moreover if instruction[5] equals 0 it will return shift right
11
    * otherwise shift left.
12
13
    **/
    CHIP ExtendAlu{
14
         IN x[16],y[16],instruction[9];
15
         OUT out[16],zr,ng;
16
17
18
         PARTS:
             ALU(x=x, y=y, zx=instruction[5], nx=instruction[4],
19
                   zy=instruction[3], ny=instruction[2],
20
21
                   f =instruction[1], no=instruction[0],
                   out=aluout);
22
23
        // Compute all shifts of x,y
24
        ShiftLeft(in=x, out=shiftxl);
25
26
        ShiftLeft(in=y, out=shiftyl);
27
        ShiftRight(in=x, out=shiftxr);
        ShiftRight(in=y, out=shiftyr);
28
29
        // Determine which shift to choose according to instruction [4..5]
        Mux4Way16(a=shiftyr, b=shiftxr, c=shiftyl, d=shiftxl,
30
               sel=instruction[4..5], out=shiftout);
31
        // Compute x*y
33
34
        Mul(a=x, b=y, out=mulout);
35
        // Determine the output according to instruction[7..8]
36
37
        Mux4Way16(a=mulout, b=shiftout, c=mulout, d=aluout,
               sel=instruction[7..8], out[15]=ng, out[0..7]=out07,
38
               out[8..15]=out815, out=out);
39
40
        // Same as ng check in the ALU
41
42
        Or8Way(in=out07, out=zr1);
        Or8Way(in=out815, out=zr2);
43
        Or(a=zr1, b=zr2, out=nzr);
44
45
        Not(in=nzr, out=zr);
46
```

6 Memory.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/05/Memory.hdl
6
     * The complete address space of the Hack computer's memory,
     * including RAM and memory-mapped I/O.
8
9
     * The chip facilitates read and write operations, as follows:
           Read: out(t) = Memory[address(t)](t)
10
           Write: if load(t-1) then Memory[address(t-1)](t) = in(t-1)
11
     * In words: the chip always outputs the value stored at the memory
12
     * location specified by address. If load==1, the in value is loaded
13
14
     * into the memory location specified by address. This value becomes
15
     * available through the out output from the next time step onward.
     * Address space rules:
16
17
     st Only the upper 16K+8K+1 words of the Memory chip are used.
     * Access to address>0x6000 is invalid. Access to any address in
18
     * the range 0x4000-0x5FFF results in accessing the screen memory
19
     * map. Access to address 0x6000 results in accessing the keyboard
20
     * memory map. The behavior in these addresses is described in the
21
22
     * Screen and Keyboard chip specifications given in the book.
23
24
25
    CHIP Memory {
26
        IN in[16], load, address[15];
        OUT out[16];
27
28
        PARTS:
29
30
            // The two MSBs determine which memory block to load to
            DMux4Way(in=true, sel=address[13..14], a=ramload1, b=ramload2
31
                              , c=screenload1, d=ignore);
32
33
        Or(a=ramload1, b=ramload2, out=ramload3);
34
        // We only want to load a memory block if it is the chosen one by
35
        // the MSBs and load input == 1
36
            And(a=load, b=ramload3, out=ramload);
37
            RAM16K(in=in, address=address[0..13], load=ramload, out=ramout);
38
        And(a=load, b=screenload1, out=screenload):
40
41
        Screen(in=in, address=address[0..12], load=screenload, out=screenout);
42
        Keyboard(out=kbdout);
43
44
        // The MSBs also determine from which memory block to output
45
46
        Mux4Way16(a=ramout, b=ramout, c=screenout, d=kbdout,
              sel=address[13..14], out=out);
    }
48
```