

Contents

1	README	2
2	a/Bit.hdl	3
3	a/PC.hdl	4
4	a/RAM64.hdl	5
5	a/RAM8.hdl	6
6	a/Register.hdl	7
7	b/RAM16K.hdl	8
8	b/RAM4K.hdl	9
9	b/RAM512.hdl	10

1 README

```
1 nivkeren,ransha
2 =====
3 Niv Keren, ID 201478351, niv.keren@cs.huji.ac.il
4 Ran Shaham, ID 203781000, ran.shaham1@mail.huji.ac.il
5 =====
6
7                 Project 3 - Sequential Logic
8                 -----
9
10
11 Submitted Files
12 -----
13 README          -   This file.
14 a/Bit.hdl        -   1-bit register.
15 a/Register.hdl   -   16-bit register.
16 a/RAM8.hdl       -   Memory of 8 16-bit registers.
17 a/RAM64.hdl      -   Memory of 64 registers.
18 b/RAM512.hdl     -   Memory of 512 registers.
19 b/RAM4K.hdl      -   Memory of 4096 registers.
20 b/RAM16K.hdl     -   Memory of ~160000 registers.
21 a/PC.hdl         -   The program counter chip.
22
23 Remarks
24 -----
25 * The logic in the PC chip was to store the data across time using a register and manipulate
26   it in the correct manner using a multiplexer.
27 * All other chips had simple implementations that were drawn directly from the lectures
28   and simple logic.
```

2 a/Bit.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/03/a/Bit.hdl
5
6 /**
7  * 1-bit register:
8  * If load[t] == 1 then out[t+1] = in[t]
9  *           else out does not change (out[t+1] = out[t])
10 */
11
12 CHIP Bit {
13     IN in, load;
14     OUT out;
15
16     PARTS:
17         // As shown in the lectures...
18         Mux(a=ffout, b=in, sel=load, out=ffin);
19         DFF(in=ffin, out=out, out=ffout);
20 }
```

3 a/PC.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/03/a/PC.hdl
5
6 /**
7  * A 16-bit counter with load and reset control bits.
8  * if      (reset[t] == 1) out[t+1] = 0
9  * else if (load[t] == 1)  out[t+1] = in[t]
10 * else if (inc[t] == 1)   out[t+1] = out[t] + 1 (integer addition)
11 * else                   out[t+1] = out[t]
12 */
13
14 CHIP PC {
15     IN in[16], load, inc, reset;
16     OUT out[16];
17
18     PARTS:
19         // Increment the output
20         Inc16(in=regout, out=incout);
21
22         // According to control bits, decide what will be the register input
23         Mux4Way16(a=regout, b=incout, c=in, d=in, sel[0]=inc, sel[1]=load, out=regin1);
24         Mux16(a=regin1, b=false, sel=reset, out=regin);
25
26         // If one of the control bits is on, the register should be loaded
27         Or8Way(in[0]=inc, in[1]=load, in[2]=reset, in[3..7]=false, out=regload);
28
29         // This is where the magic happens
30         Register(in=regin, load=regload, out=regout, out=out);
31 }
```

4 a/RAM64.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/03/a/RAM64.hdl
5
6 /**
7  * Memory of 64 registers, each 16 bit-wide. Out holds the value
8  * stored at the memory location specified by address. If load==1, then
9  * the in value is loaded into the memory location specified by address
10  * (the loaded value will be emitted to out from the next time step onward).
11  */
12
13 CHIP RAM64 {
14     IN in[16], load, address[6];
15     OUT out[16];
16
17     PARTS:
18         // Same logic as RAM8
19
20         // According to the address MSBs, decide which RAM to load
21         DMux8Way(in=load, sel=address[3..5],
22                 a=load0, b=load1, c=load2, d=load3,
23                 e=load4, f=load5, g=load6, h=load7);
24
25         // According to the address' LSBs, decide which Register inside the RAM to handle
26         RAM8(in=in, load=load0, address=address[0..2], out=out0);
27         RAM8(in=in, load=load1, address=address[0..2], out=out1);
28         RAM8(in=in, load=load2, address=address[0..2], out=out2);
29         RAM8(in=in, load=load3, address=address[0..2], out=out3);
30         RAM8(in=in, load=load4, address=address[0..2], out=out4);
31         RAM8(in=in, load=load5, address=address[0..2], out=out5);
32         RAM8(in=in, load=load6, address=address[0..2], out=out6);
33         RAM8(in=in, load=load7, address=address[0..2], out=out7);
34
35         // Again, according to MSBs, decide what data to output
36         Mux8Way16(a=out0, b=out1, c=out2, d=out3,
37                 e=out4, f=out5, g=out6, h=out7,
38                 sel=address[3..5], out=out);
39 }
```

5 a/RAM8.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/03/a/RAM8.hdl
5
6 /**
7  * Memory of 8 registers, each 16 bit-wide. Out holds the value
8  * stored at the memory location specified by address. If load==1, then
9  * the in value is loaded into the memory location specified by address
10  * (the loaded value will be emitted to out from the next time step onward).
11  */
12
13 CHIP RAM8 {
14     IN in[16], load, address[3];
15     OUT out[16];
16
17     PARTS:
18         // Decide which Register to handle, according to the address input
19         DMux8Way(in=load, sel=address,
20                 a=load0, b=load1, c=load2, d=load3,
21                 e=load4, f=load5, g=load6, h=load7);
22
23         // Feed the registers
24         Register(in=in, load=load0, out=out0);
25         Register(in=in, load=load1, out=out1);
26         Register(in=in, load=load2, out=out2);
27         Register(in=in, load=load3, out=out3);
28         Register(in=in, load=load4, out=out4);
29         Register(in=in, load=load5, out=out5);
30         Register(in=in, load=load6, out=out6);
31         Register(in=in, load=load7, out=out7);
32
33         // Decide which register's data should be the output
34         Mux8Way16(a=out0, b=out1, c=out2, d=out3,
35                 e=out4, f=out5, g=out6, h=out7,
36                 sel=address, out=out);
37 }
```

6 a/Register.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/03/a/Register.hdl
5
6 /**
7  * 16-bit register:
8  * If load[t] == 1 then out[t+1] = in[t]
9  * else out does not change
10 */
11
12 CHIP Register {
13     IN in[16], load;
14     OUT out[16];
15
16     PARTS:
17         // Just a chain of bits
18         Bit(in=in[0], load=load, out=out[0]);
19         Bit(in=in[1], load=load, out=out[1]);
20         Bit(in=in[2], load=load, out=out[2]);
21         Bit(in=in[3], load=load, out=out[3]);
22         Bit(in=in[4], load=load, out=out[4]);
23         Bit(in=in[5], load=load, out=out[5]);
24         Bit(in=in[6], load=load, out=out[6]);
25         Bit(in=in[7], load=load, out=out[7]);
26         Bit(in=in[8], load=load, out=out[8]);
27         Bit(in=in[9], load=load, out=out[9]);
28         Bit(in=in[10], load=load, out=out[10]);
29         Bit(in=in[11], load=load, out=out[11]);
30         Bit(in=in[12], load=load, out=out[12]);
31         Bit(in=in[13], load=load, out=out[13]);
32         Bit(in=in[14], load=load, out=out[14]);
33         Bit(in=in[15], load=load, out=out[15]);
34 }
```

7 b/RAM16K.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/03/b/RAM16K.hdl
5
6 /**
7  * Memory of 16K registers, each 16 bit-wide. Out holds the value
8  * stored at the memory location specified by address. If load==1, then
9  * the in value is loaded into the memory location specified by address
10  * (the loaded value will be emitted to out from the next time step onward).
11  */
12
13 CHIP RAM16K {
14     IN in[16], load, address[14];
15     OUT out[16];
16
17     PARTS:
18         // Same as previous chips, only a bit smaller (actually, A LOT of bits smaller, but that's abstracted)
19         DMux4Way(in=load, sel=address[12..13],
20                 a=load0, b=load1, c=load2, d=load3);
21
22         RAM4K(in=in, load=load0, address=address[0..11], out=out0);
23         RAM4K(in=in, load=load1, address=address[0..11], out=out1);
24         RAM4K(in=in, load=load2, address=address[0..11], out=out2);
25         RAM4K(in=in, load=load3, address=address[0..11], out=out3);
26
27         Mux4Way16(a=out0, b=out1, c=out2, d=out3, sel=address[12..13], out=out);
28 }
```


8 b/RAM4K.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/03/b/RAM4K.hdl
5
6 /**
7  * Memory of 4K registers, each 16 bit-wide. Out holds the value
8  * stored at the memory location specified by address. If load==1, then
9  * the in value is loaded into the memory location specified by address
10  * (the loaded value will be emitted to out from the next time step onward).
11  */
12
13 CHIP RAM4K {
14     IN in[16], load, address[12];
15     OUT out[16];
16
17     PARTS:
18         // Again, same as RAM512
19         DMux8Way(in=load, sel=address[9..11],
20                 a=load0, b=load1, c=load2, d=load3,
21                 e=load4, f=load5, g=load6, h=load7);
22
23         RAM512(in=in, load=load0, address=address[0..8], out=out0);
24         RAM512(in=in, load=load1, address=address[0..8], out=out1);
25         RAM512(in=in, load=load2, address=address[0..8], out=out2);
26         RAM512(in=in, load=load3, address=address[0..8], out=out3);
27         RAM512(in=in, load=load4, address=address[0..8], out=out4);
28         RAM512(in=in, load=load5, address=address[0..8], out=out5);
29         RAM512(in=in, load=load6, address=address[0..8], out=out6);
30         RAM512(in=in, load=load7, address=address[0..8], out=out7);
31
32         Mux8Way16(a=out0, b=out1, c=out2, d=out3,
33                  e=out4, f=out5, g=out6, h=out7,
34                  sel=address[9..11], out=out);
35 }
```

9 b/RAM512.hdl

```
1 // This file is part of the materials accompanying the book
2 // "The Elements of Computing Systems" by Nisan and Schocken,
3 // MIT Press. Book site: www.idc.ac.il/tecs
4 // File name: projects/03/b/RAM512.hdl
5
6 /**
7  * Memory of 512 registers, each 16 bit-wide. Out holds the value
8  * stored at the memory location specified by address. If load==1, then
9  * the in value is loaded into the memory location specified by address
10  * (the loaded value will be emitted to out from the next time step onward).
11  */
12
13 CHIP RAM512 {
14     IN in[16], load, address[9];
15     OUT out[16];
16
17     PARTS:
18         // Exactly the same logic as RAM64
19         DMux8Way(in=load, sel=address[6..8],
20                 a=load0, b=load1, c=load2, d=load3,
21                 e=load4, f=load5, g=load6, h=load7);
22
23         RAM64(in=in, load=load0, address=address[0..5], out=out0);
24         RAM64(in=in, load=load1, address=address[0..5], out=out1);
25         RAM64(in=in, load=load2, address=address[0..5], out=out2);
26         RAM64(in=in, load=load3, address=address[0..5], out=out3);
27         RAM64(in=in, load=load4, address=address[0..5], out=out4);
28         RAM64(in=in, load=load5, address=address[0..5], out=out5);
29         RAM64(in=in, load=load6, address=address[0..5], out=out6);
30         RAM64(in=in, load=load7, address=address[0..5], out=out7);
31
32         Mux8Way16(a=out0, b=out1, c=out2, d=out3,
33                  e=out4, f=out5, g=out6, h=out7,
34                  sel=address[6..8], out=out);
35 }
```