

LAB 5: Design Half Subtractor, Full Subtractor Using Half Subtractors

Question 1: Write a Verilog code to design a Half subtractor and test it using the Waveform

design sv



```

1 module HalfSubtractor(a,b,difference,borrow);
2   input a,b;
3   output difference,borrow;
4   xor(difference,a,b);
5   assign borrow=(~a&b);
6 endmodule

```

testbench sv



```

1 module TestModule;
2   // Inputs
3   reg a;
4   reg b;
5
6   // Outputs
7   wire difference;
8   wire borrow;
9
10  HalfSubtractor uut (.a(a),.b(b), .difference(difference),
11  .borrow(borrow));
12  initial begin
13    // Initialize Inputs
14    a = 0;
15    b = 0;
16    // Wait 100 ns for global reset to finish
17    #100;
18    a = 1;
19    b = 0;
20  end
21  initial begin
22    $dumpfile("dump.vcd");
23    $dumpvars(1);
24  end
25 endmodule

```

SV/Verilog Testbench



Question 2: Write a Verilog code to design a Full subtractor using Half subtractors and test it using the Waveform.

testbench sv



```

1 module top;
2   reg a, b, bin;
3   wire d, bout;
4
5   full_subtractor instantiation(.A(a), .B(b), .Bin(bin), .D(d), .Bout(bout));
6
7   initial
8   begin
9     $dumpfile("xyz.vcd");
10    $dumpvars;
11    a=0;
12    b=0;
13    bin=0;
14    #100 $finish;
15  end
16  always #40 a=~a;
17  always #20 b=~b;
18  always #10 bin=~bin;
19  always @(a or b or bin)
20    $monitor("At TIME(in ns)=%t, A=%d B=%d Bin=%d D = %d Bout = %d", $time, a, b, bin, d, bout);
21 endmodule

```


design.sv



```

1 module or_gate(a0, b0, c0);
2   input a0, b0;
3   output c0;
4   assign c0 = a0 | b0;
5 endmodule
6
7 module xor_gate(a1, b1, c1);
8   input a1, b1;
9   output c1;
10  assign c1 = a1 ^ b1;
11 endmodule
12
13 module and_gate(a2, b2, c2);
14   input a2, b2;
15   output c2;
16   assign c2 = a2 & b2;
17 endmodule
18
19 module not_gate(a3, b3);
20   input a3;
21   output b3;
22   assign b3 = ~ a3;
23 endmodule
24
25 module half_subtractor(a4, b4, c4, d4);
26   input a4, b4;
27   output c4, d4;
28   wire x;
29   xor_gate u1(a4, b4, c4);
30   and_gate u2(x, b4, d4);
31   not_gate u3(a4, x);
32 endmodule
33
34 module full_subtractor(A, B, Bin, D, Bout);
35   input A, B, Bin;
36   output D, Bout;
37   wire p, q, r;
38   half_subtractor u4(A, B, p, q);
39   half_subtractor u5(p, Bin, D, r);
40   or_gate u6(q, r, Bout);
41 endmodule

```



Question 3: Write the Verilog code (either structural or behavioural) for a 4-bit ripple carry adder. The block diagram of a 4-bit ripple carry adder has been given in Figure 1 for your reference.

design.sv



```

1 module FA (a,b,c,s,cr);
2   input a,b,c;
3   output s,cr;
4   wire s1,c1,c2;
5
6   xor(s1, a, b);
7   xor(s, s1, c);
8   and(c1, a, b);
9   and(c2, s1, c);
10  or(cr, c1, c2);
11 endmodule
12
13 module RCA(x,y,z,sum,cout);
14   input [3:0]x,y;
15   input z;
16   output [3:0]sum;
17   output cout;
18   wire w1,w2,w3;
19
20   FA f0(x[0], y[0], z, sum[0], w1);
21   FA f1(x[1], y[1], w1, sum[1], w2);
22   FA f2(x[2], y[2], w2, sum[2], w3);
23   FA f3(x[3], y[3], w3, sum[3], cout);
24 endmodule

```


testbench.sv



```

1 module tb_RCA;
2   reg [3:0] A,B;
3   reg C;
4   wire [3:0] S;
5   wire Cr;
6
7   RCA rca1(.x(A), .y(B), .z(C), .sum(S), .cout(Cr));
8   initial
9   begin
10    A = 1; B = 3; C = 0; #5;
11    A = 3; B = 2; C = 0; #5;
12    A = 7; B = 4; C = 0; #5;
13    A = 5; B = 5; C = 0; #5;
14  end
15  initial begin
16    $dumpfile("dump.vcd");
17    $dumpvars(1);
18  end
19 endmodule

```



Question 4: Write the Verilog code to construct a 4-bit adder-subtractor using. The logic diagram of a 4-bit adder-subtractor using a ripple carry adder has been given in Figure 2 for your reference.

design.sv



```

1 module FA (a,b,c,s,cr);
2   input a,b,c;
3   output s,cr;
4   wire s1,c1,c2;
5
6   xor(s1, a, b);
7   xor(s, s1, c);
8   and(c1, a, b);
9   and(c2, s1, c);
10  or(cr, c1, c2);
11 endmodule
12
13 module FBAS(x,y,c0,m,sum,cout);
14   input [3:0] x,y;
15   input c0,m;
16   output [3:0] sum;
17   output cout;
18
19   FA f0(x[0], y[0]^m, c0, sum[0], c1);
20   FA f1(x[1], y[1]^m, c1, sum[1], c2);
21   FA f2(x[2], y[2]^m, c2, sum[2], c3);
22   FA f3(x[3], y[3]^m, c3, sum[3], cout);
23 endmodule

```


testbench.sv



```

1 module tb_FBAS;
2   reg [3:0] A,B;
3   reg C,M;
4   wire [3:0] S;
5   wire Cr;
6
7   FBAS fbas1(.x(A), .y(B), .c0(C), .m(M), .sum(S), .cout(Cr));
8   initial
9   begin
10    A = 1; B = 3; C = 0; M = 0; #5; // Adder
11    A = 3; B = 2; C = 1; M = 1; #5; // Subtractor
12    A = 7; B = 4; C = 0; M = 0; #5; // Adder
13    A = 5; B = 1; C = 1; M = 1; #5; // Subtractor
14  end
15  initial begin
16    $dumpfile("dump.vcd");
17    $dumpvars(1);
18  end
19 endmodule

```



Question 5: Write the Verilog code for a 4-bit carry look-ahead adder (CLA). The block diagram of the same has been given in Figure 3.

design.sv

```

1 module CLA_Adder(a,b,cin,sum,cout);
2   input [3:0] a,b;
3   input cin;
4   output [3:0] sum;
5   output cout;
6   wire p0,p1,p2,p3,g0,g1,g2,g3,c1,c2,c3,c4;
7
8   assign p0=(a[0]^b[0]),
9   p1=(a[1]^b[1]),
10  p2=(a[2]^b[2]),
11  p3=(a[3]^b[3]);
12
13  assign g0=(a[0]&b[0]),
14  g1=(a[1] & b[1]),
15  g2=(a[2] & b[2]),
16  g3=(a[3] & b[3]);
17
18  assign c0=cin,
19  c1=g0|(p0 & cin),
20  c2=g1|(p1 & g0)|(p1 & p0 & cin),
21  c3=g2|(p2 & g1)|(p2 & p1 & g0)|(p1 & p1 & p0 & cin),
22  c4=g3|(p3 & g2)|(p3 & p2 & g1)|(p3 & p2 & p1 & g0)|(p3 & p2 & p1 & p0 & cin);
23
24  assign sum[0]=p0^c0,
25  sum[1]=p1^c1,
26  sum[2]=p2^c2,
27  sum[3]=p3^c3;
28  assign cout=c4;
29 endmodule

```

testbench.sv

```

1 module TestModule;
2   // Inputs
3   reg [3:0] a;
4   reg [3:0] b;
5   reg cin;
6
7   // Outputs
8   wire [3:0] sum;
9   wire cout;
10
11  // Instantiate the Unit Under Test
12  CLA_Adder uut (
13    .a(a),
14    .b(b),
15    .cin(cin),
16    .sum(sum),
17    .cout(cout)
18  );
19  initial begin
20    // Initialize Inputs
21    a = 0;
22    b = 0;
23    cin = 0;
24    // Wait 100 ns for global reset to finish
25    #100;
26    a = 5;
27    b = 6;
28    cin = 1;
29    // Wait 100 ns for global reset to finish
30    #100;
31  end
32  initial begin
33    $dumpfile("dump.vcd");
34    $dumpvars(1);
35  end
36 endmodule

```

