

## LAB 9: Flip Flops (JK, D, T)

**Question 1: Write a Verilog code to implement J-K flip flop and validate the code via a suitable Test bench code.**

design sv



```

1 module jk_ff ( input j, input k, input clk, output q);
2   reg q;
3   always @ (posedge clk)
4     case ({j,k})
5       2'b00 : q <= q;
6       2'b01 : q <= 0;
7       2'b10 : q <= 1;
8       2'b11 : q <= ~q;
9     endcase
10  endmodule

```


testbench sv



```

1 module tb_jk;
2   reg j;
3   reg k;
4   reg clk;
5   always #5 clk = ~clk;
6   jk_ff jk0 ( .j(j), .k(k), .clk(clk), .q(q));
7
8   initial
9     begin
10      j <= 0;
11      k <= 0; #5
12
13      j <= 0;
14      k <= 1; #20
15
16      j <= 1;
17      k <= 0; #20
18
19      j <= 1;
20      k <= 1; #20
21      $finish;
22    end
23    initial
24      begin
25        $dumpfile("dump.vcd");
26        $dumpvars(1);
27      end
28
29    initial
30      $monitor ("j=%0d k=%0d q=%0d", j, k, q);
31  endmodule

```



```
[2022-11-14 09:32:17 EST] iverilog '-wall' design sv testbench sv && unbuffer vvp a.out
```

```
testbench sv:6: warning: implicit definition of wire logic tb_jk.q.
```

```
VCD info: dumpfile dump.vcd opened for output.
```

```
j=0 k=0 q=x
```

```
j=0 k=1 q=x
```

```
j=1 k=0 q=x
```

```
j=1 k=1 q=x
```


```
Finding VCD file...
```

```
./dump.vcd
```

```
[2022-11-14 09:32:17 EST] Opening EPWave...
```

```
Done
```

**Question 2: Design a J-K flip flop in Logisim and validate the circuit.**



Clock	J	K	$Q_{n+1}$	State
0	x	x	$Q_n$	
1	0	0	$Q_n$	Hold
1	0	1	0	Reset
1	1	1	1	Set
1	1	1	$\overline{Q_n}$	Toggle

**Question 3: Write a Verilog code to implement D flip flop and validate the code via a suitable Test bench code.**

```

design.vv
1 // Design
2 // D flip-flop
3 module dff (clk, reset,
4   d, q, qb);
5   input    clk;
6   input    reset;
7   input    d;
8   output   q;
9   output   qb;
10
11   reg      q;
12
13   assign qb = ~q;
14
15   always @(posedge clk or posedge reset)
16   begin
17     if (reset) begin
18       // Asynchronous reset when reset goes high
19       q <= 1'b0;
20     end else begin
21       // Assign D to Q on positive clock edge
22       q <= d;
23     end
24   end
25 endmodule

```


testbench.sv



```

1 // Testbench
2 module test;
3
4   reg clk;
5   reg reset;
6   reg d;
7   wire q;
8   wire qb;
9
10  // Instantiate design under test
11  dff DFF(.clk(clk), .reset(reset),
12         .d(d), .q(q), .qb(qb));
13
14  initial begin
15      // Dump waves
16      $dumpfile("dump.vcd");
17      $dumpvars(1);
18
19      $display("Reset flop.");
20      clk = 0;
21      reset = 1;
22      d = 1'bx;
23      display;
24
25      $display("Release reset.");
26      d = 1;
27      reset = 0;
28      display;
29
30      $display("Toggle clk.");
31      clk = 1;
32      display;
33  end
34
35  task display;
36      #1 $display("d:%0h, q:%0h, qb:%0h",
37                d, q, qb);
38  endtask
39
40 endmodule

```



```
[2022-11-14 09:37:27 EST] iverilog '-wall' design.sv testbench.sv && unbuffer vvp a.out
```

```
VCD info: dumpfile dump.vcd opened for output.
```

```
Reset flop.
```

```
d:x, q:0, qb:1
```

```
Release reset.
```

```
d:1, q:0, qb:1
```

```
Toggle clk.
```

```
d:1, q:1, qb:0
```


```
Finding VCD file...
```

```
./dump.vcd
```

```
[2022-11-14 09:37:28 EST] Opening EPWave...
```

```
Done
```

### Question 4: Design a D flip flop in Logisim and validate the circuit.



S	R	Q	Q'
0	0	0	1
0	1	0	1
1	0	1	0
1	1	$\infty$	$\infty$

### Question 5: Write a Verilog code to implement T flip flop and validate the code via a suitable Test bench code.

```
testbench.v
1 module tb;
2   reg clk;
3   reg rstn;
4   reg t;
5
6   tff u0 ( .clk(clk),
7           .rstn(rstn),
8           .t(t),
9           .q(q));
10
11   always #5 clk = ~clk;
12
13   initial
14   begin
15     {rstn, clk, t} <= 0;
16
17     $monitor("T=%0t rstn=%0b t=%0d q=%0d", $time, rstn, t, q);
18     repeat(2) @(posedge clk);
19     rstn <= 1;
20   end
21   initial
22   begin
23     $dumpfile("dump.vcd");
24     $dumpvars(1);
25   end
26 endmodule
```

```
design.v
1 module tff ( input clk, input rstn, input t, output reg q);
2
3   always @ (posedge clk) begin
4     if (!rstn)
5       q <= 0;
6     else
7       if (t)
8         q <= ~q;
9       else
10        q <= q;
11   end
12 endmodule
```

```
[2022-11-15 00:51:05 EST] iverilog '-wall' design.v testbench.v && unbuffer vvp a.out
```

```
testbench.v:9: warning: implicit definition of wire logic tb.q.
```


```
VCD info: dumpfile dump.vcd opened for output.
```

```
T=0 rstn=0 t=0 q=x
```

```
T=5 rstn=0 t=0 q=0
```

```
T=15 rstn=1 t=0 q=0
```

**Question 6: Design a T flip flop in Logisim and validate the circuit.**



Truth table			
CLK	T	$Q_{\text{next}}$	Comment
Rising edge	0	Q	Hold state
Falling edge	0	Q	Hold state
Rising edge	1	$\bar{Q}$	Toggle
Falling edge	1	Q	No change

$Q_{\text{next}}$  - "after the clock transition" output

Q - the current output