Lab 3: Implementation of Structural & Behavioral Verilog Code

Question 1: Implement the following expression using the Verilog HDL. Moreover, Verify your circuit against the waveform.

a. F(A, B, C) = A'BC + AB'C + ABC

```
testbench.sv
                                                                            module and_gate(input a,b,c, output d);
assign d = a&b&c;
  1 module tb_exp;
                                                                            endmodule
       reg K,L,M;
                                                                            module not_gate(input e, output f);
       build_exp x1 (.k(K), .1(L), .m(M), .n(N));
                                                                              assign f = \sim e;
                                                                            endmodule
  6
          beain
                                                                          9 module or_gate(input p,q,r, output s);
            K = 1; L = 1; M = 1; #5;
            K = 1; L = 1; M = 0; #5;
                                                                         10
                                                                              assign t = p|q|r|s;
  8
            K = 1; L = 0; M = 1; #5;
                                                                         11 endmodule
 10
            K = 1; L = 0; M = 0; #5;
                                                                         13 module build_exp(input k,l,m, output n);
            K = 0; L = 1; M = 1; #5;
 11
                                                                              wire w,x,y, k_not,l_not,m_not;
 12
            K = 0; L = 1; M = 0; #5;
 13
            K = 0; L = 0; M = 1; #5;
                                                                              not\_gate \ n1 \ (.e(k), \ .f(k\_not));
                                                                         16
 14
            K = 0; L = 0; M = 0; #5;
                                                                              not_gate n2 (.e(1), .f(1_not));
not_gate n3 (.e(m), .f(m_not));
                                                                         17
 15
                                                                         18
 16
       initial
                                                                              and_gate a1 (.a(k_not), .b(1), .c(m), .d(w)); and_gate a2 (.a(k), .b(1_not), .c(m), .d(x)); and_gate a3 (.a(k), .b(1), .c(m), .d(y));
            $dumpfile("dump.vcd");
 18
                                                                         21
 19
            $dumpvars(1);
 20
          end
    endmodule
                                                                              or_gate o1 (.p(w), .q(x), .r(y), .s(z));
```

b. F(A, B, C, D)=ABCD' + A'BCD + AB'CD' + ABC

```
testbench.sv +
                                                                                 design.sv 📳
   1 module tb exp:
                                                                                     module and_gate1(input g,h,i, output j);
        reg K,L,M,N;
                                                                                     assign j = g&h&i;
endmodule
        build_exp x1 (.k(K), .1(L), .m(M), .n(N), .o(O));
        initial
                                                                                   5 module and_gate2(input a,b,c,d, output e);
                                                                                                    a&b&c&d:
             \ddot{K} = 1; L = 1; M = 1; N = 1; #5; K = 1; L = 1; M = 1; N = 0; #5;
                                                                                     endmodule
             K = 1; L = 1; M = 0; N = 1; #5;
                                                                                   9 module not_gate(input e, output f);
             K = 1; L = 1; M = 0; N = 0;
                                                                                       assign f
             K = 1; L = 0; M = 1; N = 1;
  11
12
             K = 1; L = 0; M = 1; N = 0;
                                                                                  module or_gate(input p,q,r,s, output t);
assign t = p|q|r|s;
             K = 1; L = 0; M = 0; N = 1; #5;
  13
             K = 1; L = 0; M = 0; N = 0; #5;
                                                                                  15 endmodule
             K = 0; L = 1; M = 1; N = 1; #5;
  15
16
             K = 0; L = 1; M = 1; N = 0; #5;
                                                                                  module build_exp(input k,l,m,n, output o);
wire w,x,y,z,out, k_not,l_not,m_not,n_not;
             K = 0; L = 1; M = 0; N = 1; #5; K = 0; L = 1; M = 0; N = 0; #5;
  18
                                                                                        not\_gate \ n1 \ (.e(k), \ .f(k\_not));
             K = 0; L = 0; M = 1; N = 1; #5;
  19
                                                                                        20
             K = 0; L = 0; M = 1; N = 0; #5;
 21
22
             K = 0; L = 0; M = 0; N = 1; #5; K = 0; L = 0; M = 0; N = 0; #5;
                                                                                        not_qate n4 (.e(n), .f(n_not));
 23
                                                                                        and_gate2 a1 (.a(k), .b(1), .c(m), .d(n_not), .e(w));
 24
        initial
                                                                                       and_gate2 a2 (.a(k), .b(1,not), .c(m), .d(n_inot), .e(w));
and_gate2 a3 (.a(k), .b(1_not), .c(m), .d(n,not), .e(y));
and_gate1 a4 (.g(k), .h(1), .i(m), .j(z));
 25
26
          begin
             $dumpfile("dump.vcd");
             $dumpvars(1);
                                                                                  \widetilde{\mathfrak{so}} or_gate o1 (.p(w), .q(x), .r(y), .s(z), .t(out)); and endmodule
           end
 29 endmodule
```

c. F(A, B) = (A'+B')(A+B')(A'+B)(A+B)

```
testbench.sv 📳
  1 // Code your testbench here
  2 // or browse Examples
  3 module tbandgate;
      reg A, B;
      wire Y;
      andgate al (.a(A),.b(B),.y(Y));
  6
      initial
        begin
 8
          A=0; B=0; #5;
  9
 10
          A=0; B=1; #5;
 11
          A=1; B=0; #5;
 12
          A=1; B=1; #5;
 13
        end
 14
      initial
                                              design.sv 🕕
 15
        beain
          $dumpfile("dump.vcd");
 16
 17
          $dumpvars(1);
                                                 1 // Code your design here
 18
        end
                                                2 module andgate(
 19 endmodule
                                                    input a,b,
                                                    output y);
 20
                                                    assign y = (-a \mid -b) & (a \mid -b) & (-a \mid b) & (a \mid b);
                                                6 endmodule
```

d. (A, B) = ((A.B')' + ((A)'(B)')')'

```
testbench.sv +
  1 // Code your testbench here
  2 // or browse Examples
 3 module tbandgate;
     reg A, B;
     wire Y;
      andgate al (.a(A),.b(B),.y(Y));
 6
      initial
        beain
  8
          A=0; B=0; #5;
 9
          A=0; B=1; #5;
                                              design.sv
                                                        \oplus
 10
          A=1:B=0:#5:
 11
          A=1; B=1; #5;
 12
                                                1 // Code your design here
 13
        end
     initial
                                                2 module andgate(
 14
 15
        begin
                                                     input a,b,
          $dumpfile("dump.vcd");
                                                     output y);
 16
                                                4
          $dumpvars(1);
                                                     assign y = \sim((a \& \sim b) | (\sim(\sim a \& \sim b)));
        end
                                                6 endmodule
 19 endmodule
```

e. $(A, B) = (((A)'+B)' \cdot ((A)'+(B)')')'$


```
testbench.sv 📳
  1 // Code your testbench here
  2 // or browse Examples
  3 module tbandgate;
      reg A, B;
      wire Y;
      andgate a1 (.a(A),.b(B),.y(Y));
  6
      initial
  8
        begin
          A=0; B=0; #5;
  9
 10
          A=0; B=1; #5;
                                                        \oplus
                                                design.sv
 11
          A=1; B=0; #5;
 12
          A=1; B=1; #5;
        end
 13
                                                  1 // Code your design here
      initial
 14
                                                  2 module andgate(
 15
        begin
                                                      input a,b,
           $dumpfile("dump.vcd");
 16
                                                      output y);
          $dumpvars(1);
 17
                                                      assign y = ((((a \mid b)) \& (((a \mid b)));
        end
 18
                                                  6 endmodule
 19 endmodule
 20
```

Question 2: Implement the XOR gate using Behavioral and Structural code of Verilog Hardware Description Language.

```
design.sv
                                                                        \oplus
                                                                 1 // Behavioural Code
                                                                 2 module not_gate (input e, output f);
                                                                     assign f = \sim e;
                                                                 4 endmodule
                                                                 5 module and_gate (input a, b, output c);
                                                                     assign c = a \& b;
                                                                 7 endmodule
                                                                 8 module or_gate (input p, q, output r);
                                                                     assign r = p \mid q;
                                                                10 endmodule
testbench.sv
            \oplus
                                                                11 module build_xor (input m, n, output o);
                                                                    wire x, y, a_not, b_not;
                                                                     not_gate n1 (.e(m),.f(a_not));
not_gate n2 (.e(n),.f(b_not));
and_gate a1 (.a(a_not),.b(n),.c(x));
and_gate a2 (.a(m),.b(b_not),.c(y));
  1 module tb_xor_str;
       reg A,B;
       wire C;
  3
       build_xor x1 (.m(A), .n(B), .o(C));
  4
                                                                      or_gate o1 (.p(x),.q(y),.r(o));
       initial
                                                                18 endmodule
  6
         begin
            \tilde{A} = 0; B =0; #5;
                                                                20
                                                                21 // Structural Code
            A = 0; B = 1; #5;
  8
                                                                22 module Lab4_Build_XOR(a, b, c);
  9
            A = 1; B = 0; #5;
                                                                23 input a,b;
 10
            A = 1; B = 1; #5;
                                                                24 output c;
 11
          end
                                                                25 wire a_not, b_not;
 12
       initial
                                                                26 wire x,y;
         beain
 13
                                                                27 not(a_not,a);
28 not(b_not,b);
            $dumpfile("dump.vcd");
 14
 15
            $dumpvars(1);
                                                                29 and(x,a_not,b);
 16
                                                                30 and(y,a,b_not);
 17 endmodule
                                                                31 or(c,x,y);
                                                                32 endmodule
```

Question 3: Implement the following expression using the Verilog Hardware Description Language (HDL) (Structural Coding).

a. F(A, B, C) = (A'+B'+C')(A+B'+C')(A'+B+C')(A'+B')



Question 3: Implement the following expression using universal NAND and NOR gate. Write down Verilog Structural and Behavioral code for that expression.

a. F(A, B, C) = (AB'C) + (AB'C')

```
testbench.sv +
                                                                              design.sv
                                                                                             \oplus
   1 module tb_exp;
        reg K,L,M;
        wire N;
build_exp x1 (.k(K), .l(L), .m(M), .n(N));
                                                                                     module build_exp(k,1,m,n);
                                                                                         input k,1,m;
           begin
                                                                                         output n;
             K = 1; L = 1; M = 1; #5;
K = 1; L = 1; M = 1; #5;
K = 1; L = 1; M = 0; #5;
K = 1; L = 1; M = 0; #5;
                                                                                        wire w,x,y,z;
                                                                                        wire k_not,1_not,m_not;
                                                                                 5
  10
                                                                                 6
              K = 1; L = 0; M = 1; #5;
K = 1; L = 0; M = 1; #5;
  11
12
13
14
15
16
17
18
                                                                                        not (k, k_not);
not (1, l_not);
              K = 1; L = 0; M = 0; #5;
K = 1; L = 0; M = 0; #5;
K = 1; L = 0; M = 0; #5;
K = 0; L = 1; M = 1; #5;
                                                                                 8
                                                                                 9
                                                                                        not (m, m_not);
                                                                                10
              K = 0; L = 1; M = 1; #5;
K = 0; L = 1; M = 0; #5;
K = 0; L = 1; M = 0; #5;
K = 0; L = 1; M = 0; #5;
                                                                                        or (k\_not, 1\_not, m\_not, w);
                                                                                11
                                                                                12
                                                                                        or (k, l_not, m_not, x);
              K = 0; L = 0; M = 1; #5; K = 0; L = 0; M = 1; #5;
                                                                                        or (k_not, 1, m_not, y);
  19
20
                                                                                13
                                                                                        or (k_not, 1_not, 1_not, z);
                                                                                14
                                                                                15
  22
23
24
              K = 0; L = 0; M = 0; #5;
                                                                                16
                                                                                        not (z, z_not);
           end
        initial
                                                                                17
  25
26
           begin
  $dumpfile("dump.vcd");
                                                                                18
                                                                                        and (w, x, y, z_not, out);
                                                                                19
              $dumpvars(1);
                                                                                20 endmodule
           end
 29 endmodule
```

b. F(A, B) = A'B' + AB' + A'B + AB

```
design.sv +
testbench.sv
                                                            1 // Code your design here
                                                            2 module notgate (input e, output f);
  1 // Code your testbench here
  2 // or browse Examples
                                                               assign f = \sim e:
                                                            4 endmodule
  3 module tbxor;
      reg A, B;
                                                            6 module andgate (input a, b, output c);
      wire C:
                                                               assign c = a \& b;
      buildxor x1 (.m(A), .n(B), .o(C));
                                                            8 endmodule
       initial
         begin
  8
                                                           module orgate (input p, q, r, s, output t);
  9
           A = 0; B = 0; #5;
                                                           11
                                                               assign t = p | q | r | s;
                                                           12 endmodule
           A = 0; B = 1; #5;
 10
           A = 1; B = 0; #5;
 11
                                                           14 module buildxor (input m, n, output o);
           A = 1; B = 1; #5;
 12
                                                               wire w, x, y, z, anot, bnot;
notgate n1 (.e(m), .f(anot));
         end
 13
 14
       initial
                                                                notgate n2 (.e(n), .f(bnot))
                                                                and gate al (.a(anot), .b(bnot), .c(x));
 15
         begin
                                                                and gate a2 (.a(m), .b(bnot), .c(y)); and gate a3 (.a(anot), .b(n), .c(z));
            $dumpfile("dump.vcd");
 16
            $dumpvars(1);
 17
                                                                andgate a4 (.a(m), .b(n), .c(w));
 18
                                                           22
                                                                orgate o1 (.p(x), .q(y), .r(z), .s(w), .t(o));
 19 endmodule
                                                           23 endmodule
 20
```

Question 4 Write down three modules in a single Verilog code to design AND, OR and NOT gate. Now use those modules to design the XOR gate. Use AND, OR and NOT gate as the instances to implement the XOR gate. Write the corresponding Testbench code for the verification of your XOR gate.

```
design.sv
testbench.sv
           \oplus
                                                        module and_gate(input a, b, output c);
  1 module tb_xor_str;
                                                           assign c = a\&b;
      reg A,B;
                                                      3 endmodule
  3
      wire C;
      build_xor x1 (.m(A), .n(B), .o(C));
  4
                                                      5 module not_gate(input e, output f);
  5
      initial
                                                          assign f = \sim e;
                                                      6
        beain
  6
                                                      7 endmodule
          A = 0; B = 0; #5;
          A = 0; B = 1; #5;
                                                      9 module or_gate(input p,q, output r);
  8
          A = 1; B = 0; #5;
                                                      10
                                                          assign r = p|q;
  9
                                                      11 endmodule
          A = 1; B = 1; #5;
 10
                                                     12
 11
        end
                                                      13 module build_xor(input m, n, output o);
      initial
 12
                                                          wire x, y, a_not, b_not;
 13
                                                           not\_gate n1 (.e(m),.f(a\_not));
           $dumpfile("dump.vcd");
                                                      15
 14
                                                          not_gate n2 (.e(n),.f(b_not));
                                                      16
 15
           $dumpvars(1);
                                                     17
                                                           and_gate a1 (.a(a_not),.b(n),.c(x));
        end
 16
                                                           and_gate a2 (.a(m),.b(b\_not),.c(y));
                                                      18
 17 endmodule
                                                           or_gate o1 (.p(x),.q(y),.r(o));
                                                      19
                                                      20 endmodule
```

Question 5 Consider the following expression: Y = A'.B'.C' + A'.B.C' + A.B'.C' + A.B'.C

Design one three input 'And' gate module and one four input 'OR' gate module using Verilog. Instantiate those two modules to design the above-mentioned expression. Design the corresponding Testbench code for the verification purpose.



Reduced Exression: A'.B'.C'

```
testbench.sv
  1 module tb_exp;
      reg K,L,M;
      wire N:
      build_exp x1 (.k(K), .1(L), .m(M), .n(N));
      initial
        beain
 6
          \tilde{K} = 1; L = 1; M = 1; #5;
          K = 1; L = 1; M = 0; #5;
 8
          K = 1; L = 0; M = 1; #5;
          K = 1; L = 0; M = 0; #5;
 10
          K = 0; L = 1; M = 1; #5;
 11
          K = 0; L = 1; M = 0; #5;
 12
          K = 0; L = 0; M = 1; #5;
 13
          K = 0; L = 0; M = 0; #5;
 14
 15
        end
      initial
 16
 17
        begin
          $dumpfile("dump.vcd");
 18
 19
          $dumpvars(1);
 20
 21 endmodule
```