

## TUTORIALS:

### TUTORIAL 1


Perform the following operation using signed-magnitude addition subtraction algorithm. The sign bit has been marked in Red.

In each case indicate the value of AVF.

- a. **0 101101 + 0 011111**
- b. **1 011111 + 1 101101**
- c. **0 101101 - 0 011111**
- d. **0 101101 - 0 101101**
- e. **1 011111 - 0 101101**

#### Solution:

Follow the flowchart and perform the operations:



## Tut 2.

- ① Multiply  $(-9) \times 8$  using Signed Magnitude Multiplication.
- ② Multiply  $(-6) \times (-5)$  using Booth's Multiplication Algo.

①. Multiplicand ( $B$ ) - 9  $\Rightarrow$   $1\overbrace{100}^{\text{Sign bit}}1$  → data bit  
 Sign bit  $B_S = 1$ .

Multipplier ( $A$ ) +8  $\Rightarrow$   $0\overbrace{1000}^{\text{Sign bit}}0$  → data bit  
 Sign bit  $A_S = 0$ .

4 data bits in Multiplier  $\Rightarrow$  Sequence Counter value  $\Rightarrow 100$ .

Sign bit of Multiplication result  $\Rightarrow B_S \oplus A_S = 1 \oplus 0$

So resultant sign bit 1 implies negative sign.

Multiplicand  $B = 1001$ .

| E | A    | Q    | SC  |
|---|------|------|-----|
| 0 | 0000 | 1000 | 100 |

$Q_n = 0$  Shr A $\oplus Q$

|      |      |     |
|------|------|-----|
| 0000 | 0100 | 011 |
|------|------|-----|

$Q_n = 0$  Shr.

|      |      |     |
|------|------|-----|
| 0000 | 0010 | 010 |
|------|------|-----|

$Q_n = 0$  Shr.

|      |      |     |
|------|------|-----|
| 0000 | 0001 | 001 |
|------|------|-----|

$Q_n = 1$  ~~Add B.~~

|      |  |  |
|------|--|--|
| 1001 |  |  |
|------|--|--|

|      |  |  |
|------|--|--|
| 1001 |  |  |
|------|--|--|

Shr.

|      |      |     |
|------|------|-----|
| 0100 | 1000 | 000 |
|------|------|-----|

Result.

$\therefore$  Resultant sign bit was 1.

So Result is  $-72 \Rightarrow 1\overbrace{01001000}^{\text{data.}}$

↓  
sign bit

②

Multiplicand - 6  
 Multiplier - 5

Booth's Algo. is all about 2's complement Multiplication.

$$6 \rightarrow 110$$

$$5 \rightarrow 101$$

$$1\text{'s comp.} \rightarrow 001$$

$$1\text{'s comp.} \rightarrow 010$$

$$2\text{'s comp.} \rightarrow 010$$

$$2\text{'s comp.} \rightarrow 011$$

$(-6)$  will be represented in 2's complement as 1010

$(-5)$  will be represented in 2's complement as 1011

Multiplicand (BR) = 1010 } sequence counter  
 Multiplier (QR) = 1011 } (SC) = 100.

$$BR = 1010$$

$$\overline{BR} + 1 = 0101 + 1 = 0110 \quad AC \quad QR \quad q_{n+1} \quad SC.$$

$q_n \quad q_{n+1}$  operation

1 0 SUB BR

$$\begin{array}{r} 0110 \\ -0110 \\ \hline 0000 \end{array}$$

ASHR

$$0011 \quad 0101 \quad 1 \quad 011$$

1 1 ASHR

$$0001 \quad 1010 \quad 1 \quad 010$$

0 1 ADD BR

$$1010$$

$$\hline 1011$$

ASHR

$$1101 \quad 1101 \quad 0 \quad 001$$

1 0 SUB BR

$$0110$$

$$\begin{array}{r} 0011 \\ -0110 \\ \hline 1011 \end{array}$$

discard

ASHR

$$\underbrace{0001110}_1 \quad 000$$



Result.

MSB = 0 so positive result.

Result is 0001110  $\Rightarrow +30$ .

### Tut 3

1. a. Memory capacity 2048 bytes.

one RAM chip size  $128 \times 8$

$$\text{So Regd. no. of RAM chip} = \frac{2048}{128} = 16 \text{ chips.}$$

b.  $2048 = 2^11$  : 11 address bus lines should be used to access 2048 bytes.

each RAM chip of size  $128 \times 8 \Rightarrow 128 = 2^7$ .

so 7 address lines will be common to ~~all~~ <sup>all</sup> chips.

c. total no. of lines of address bus  $\neq 11$ .

common no. to ~~all~~ all the chips 7.

so 4 lines must be decoded for chip select  
there are 16 chips.

so  $4 \times 16$  decoder needs to be used.

2. The cache consists of 64 lines.

64 lines are divided into four-line sets.

so, in 1 set there are four-lines.

$\therefore$  4 lines in 1 set.

so 64 lines in  $\frac{1}{4} \times 64 = 16$  sets.

so the cache is divided into 16 sets of 4 lines each.

so 4 bits are required to identify the set no.

Now main memory consists of 4K blocks  $= 2^2 \cdot 2^{10}$

$= 2^{12}$  blocks

so total address lines = 12.

4 bits are required to identify set no.

so length of tag field  $= 12 - 4 = 8$ .

each word length  $128 = 2^7$ .

so 7 bits are required to specify the word.

Main memory address = 


|     |     |      |
|-----|-----|------|
| Tag | set | word |
| 8   | 4   | 7    |

3. Match logic for one word

$$M_i = \prod_{j=1}^n (A_j f_{ij} + A'_j f'_{ij} + k'_j)$$

$$= \prod_{j=1}^n [(A_j \otimes f_{ij})' + \kappa_j']$$

$$\text{So, } M_i = \sum_{j=1}^n (A_j \oplus F_{ij}) \cdot K_j \quad \begin{array}{l} \text{Match logic for all the} \\ \text{words of Associative Memory} \end{array}$$



Einigkeit ist nicht auszudenken bei  
meinem Vater.

✓ 101

## Tutorial - 4.

| Addressing Mode   | Effective Address | Content of AC |
|-------------------|-------------------|---------------|
| Immediate operand | 201               | 500           |
| Direct            | 500               | 800           |
| Indirect          | 800               | 300           |
| Relative          | 702               | 325           |
| Indexed           | 600               | 900           |
| Register          | 400               | 400           |
| Register Indirect | 400               | 700           |

- / Two address instruction.
- / immediate addressing  $\rightarrow$  effective address  $\rightarrow$  201.  
content  $\rightarrow$  500.
- / Direct  $\rightarrow$  check content of location 500  $\rightarrow$  800
- / Indirect  $\rightarrow$  check content of 800  $\rightarrow$  300.
- / Relative address  $\rightarrow$  In the indirect mode the effective address is stored in memory at address 500  
so in relative mode effective address is  

$$A + PC = 500 + 202 = 702$$

content of 702  $\rightarrow$  325
- / Indexed address  $\rightarrow$   $A + XR = 500 + 100 = 600$ .  
 $\downarrow$   
XR is given as index register content.
- / Register  $\rightarrow$  In the register mode the operand is in Register mode R1. so the ~~content~~ loaded into AC is 400. No effective address is directly loaded from regi.
- / Register Indirect  $\rightarrow$  In register indirect effective address will 400 so, content of AC will be 700.

Tut 5: Q1.

Memory unit has 256K words of 32 bits.

$$\therefore 256 \text{ K words} \Rightarrow 2^8 \cdot 2^{10} = 2^{18}$$

So 18 address bits.

apart from this or mode field to specify one of seven addressing modes.

to specify seven addressing mode we need 3 bits

$$\text{as } 2^3 = 8$$

so for Mode  $\rightarrow$  3 bits.

60 processor registers are there

so corresponding required bits are 6. as  $2^6 = 64$ .

so out of 32 bits, 18 bits were used for address.

3 bits are used for specifying modes

6 bits are used for register.

total of 27 bits

remaining bits are  $32 - 27 = 5$  bits.

$\therefore$  structure

|   |   |   |    |
|---|---|---|----|
| 5 | 6 | 3 | 18 |
|---|---|---|----|

opcode register modes address.

Tut 5. Q2.

32 bit instructions

12 bit addresses.

or one address  
so one word instruction requires 12 bit addresses.

for two word or two address instruction it requires  $(12+12)$  bit.

Now instruction is of 32 bits.

|        |           |           |
|--------|-----------|-----------|
| opcode | Address 1 | Address 2 |
|--------|-----------|-----------|

 → two address instruction.

8 bit    12 bit    12 bit = 32 bits.

so there are 8 bit for opcode

total no. of possible combination for one and two address instructions can be  $2^8 = 256$ .

If there are 250 two-address instructions.

so possible no. of one-address instruction =  $256 - 250$

32 bit instruction    12 bit one address instruction

so in case of one address instruction

|        |         |
|--------|---------|
| opcode | Address |
|--------|---------|

  
 $6 \times 2^{12}$     12 bit.

Maximum no. of one address instruction =  $6 \times 2^{12} = 24,576$

Tut 5.

Q3. 24 bits address space  $\Rightarrow$  a. no. of words in address space =  $2^{24}$ .

16 bits memory space  $\Rightarrow$  b. no. of words in memory space =  $2^{16}$

c. a page consists of 2K words

$$\therefore \text{no. of pages} = \frac{2^{24}}{2K} = \frac{2^{24}}{2 \cdot 2^{10}} = 2^{13} \text{ pages.}$$

$$\text{no. of blocks} = \frac{2^{16}}{2K} = \frac{2^{16}}{2 \cdot 2^{10}} = 2^5 \\ = 32 \text{ blocks.}$$

Tut 5.

Q4. Memory unit of  $64K \times 16$ .

$$\Rightarrow 2^6 \cdot 2^{10} \times 16$$

$$\Rightarrow 2^{16} \times 16$$

so 16 bit address, 16 bit data

cache uses direct mapping of block size of four words.

for four words address bit required  $2 \lceil 2^2 = 4 \rceil$ .

a. cache memory size =  $1K = 2^{10}$ .

so total address lines = 10.

for words, address lines = 2.

for block, address lines =  $10 - 2 = 8$ .

total address lines = 16.

so no. of bits for tag field =  $16 - (2 + 8) = 6$ .

so memory structure

| tag | block | word |
|-----|-------|------|
| 6   | 8     | 2    |

$$\text{Index} = 8 + 2 = 10$$

b. there are 6 bits for tag

1 bit for valid bit

16 bit of data

| valid | tag | data    |
|-------|-----|---------|
| 1     | 6   | 16 = 23 |

so there are 23 bits in each word of cache.

c. cache can accommodate no. of blocks as  $2^8 = 256$ .

256 blocks of four words each.

Tut 6. Sol<sup>n</sup>. 1.

|    |      |
|----|------|
| 18 | 1000 |
| 1  | 1001 |
|    | :    |
| 16 | 1020 |

1st instruction: MOVI Rs, 1

immediate addressing so,  $R_s \leftarrow 1$ .

so content of  $R_s$  is 1.

2nd instruction: LOAD Rd, 1000 (Rs)

content of displacement addressing so,  $R_d \leftarrow [1000 + [R_s]]$

$$\Rightarrow R_d \leftarrow [1000 + 1]$$

$$\Rightarrow R_d \leftarrow [1001]$$

$$\Rightarrow R_d \leftarrow 1.$$

3rd instruction: ADDI Rd, 1000

immediate addressing so,  $R_d \leftarrow [R_d] + 1000$

$$\Rightarrow R_d \leftarrow 1 + 1000$$

$$\Rightarrow R_d \leftarrow 1001.$$

4th instruction: STOREI 0(Rd), 20

1st displacement addressing, then store

$$so \quad 0 + [R_d] \leftarrow 20$$

$$\Rightarrow 0 + 1001 \leftarrow 20$$

$$\Rightarrow 1001 \leftarrow 20$$

so 20 will be moved to 1001th location.


so option (d) is correct.

Tut 6. Sol<sup>n</sup> 2.

- a) load immediate 20  $\rightarrow$  AC  $\leftarrow$  20.
- b) load direct 20  $\rightarrow$  AC  $\leftarrow$  [20] i.e content of 20 i.e 40.
- c) load indirect 20  $\rightarrow$  AC  $\leftarrow$  [[20]] i.e content of 40 i.e 60.
- d) load immediate 30,  $\leftarrow$  AC  $\leftarrow$  30.
- e) load direct 30  $\rightarrow$  AC  $\leftarrow$  [30] i.e content of 30 i.e 50
- f) load indirect 30  $\rightarrow$  AC  $\leftarrow$  [[30]] i.e content of 50 i.e 70.

Solution: Tut 7

1.



2.

| Segment | 1              | 2              | 3              | 4              | 5              | 6              | 7              | 8              | 9              | 10             | 11             | 12             | 13             |
|---------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 1       | T <sub>1</sub> | T <sub>2</sub> | T <sub>3</sub> | T <sub>4</sub> | T <sub>5</sub> | T <sub>6</sub> | T <sub>7</sub> | T <sub>8</sub> |                |                |                |                |                |
| 2       |                | T <sub>1</sub> | T <sub>2</sub> | T <sub>3</sub> | T <sub>4</sub> | T <sub>5</sub> | T <sub>6</sub> | T <sub>7</sub> | T <sub>8</sub> |                |                |                |                |
| 3       |                |                | T <sub>1</sub> | T <sub>2</sub> | T <sub>3</sub> | T <sub>4</sub> | T <sub>5</sub> | T <sub>6</sub> | T <sub>7</sub> | T <sub>8</sub> |                |                |                |
| 4       |                |                |                | T <sub>1</sub> | T <sub>2</sub> | T <sub>3</sub> | T <sub>4</sub> | T <sub>5</sub> | T <sub>6</sub> | T <sub>7</sub> | T <sub>8</sub> |                |                |
| 5       |                |                |                |                | T <sub>1</sub> | T <sub>2</sub> | T <sub>3</sub> | T <sub>4</sub> | T <sub>5</sub> | T <sub>6</sub> | T <sub>7</sub> | T <sub>8</sub> |                |
| 6       |                |                |                |                |                | T <sub>1</sub> | T <sub>2</sub> | T <sub>3</sub> | T <sub>4</sub> | T <sub>5</sub> | T <sub>6</sub> | T <sub>7</sub> | T <sub>8</sub> |

$$(k + n - 1)t_p = 6 + 8 - 1 = 13 \text{ cycles}$$

3.

$$k = 6 \text{ segments}$$

$$n = 200 \text{ tasks } (k + n - 1) = 6 + 200 - 1 = 205 \text{ cycles}$$

4.

$$t_n = 50 \text{ ns}$$


$$k = 6$$

$$t_p = 10 \text{ ns}$$

$$n = 100$$

$$S = \frac{nt_n}{(k+n-1)t_p} = \frac{100 \times 50}{(6+99) \times 10} = 4.76$$

$$S_{\max} = \frac{t_n}{t_p} = \frac{50}{10} = 5$$



| c11.           | c12            | c13            | c14            | c15            | c16            | c17.           | c18 | c19 |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----|-----|
| T <sub>1</sub> | T <sub>2</sub> | T <sub>3</sub> | T <sub>4</sub> | T <sub>5</sub> | T <sub>6</sub> | T <sub>7</sub> |     |     |
| T <sub>1</sub> | T <sub>2</sub> | T <sub>3</sub> | T <sub>4</sub> | T <sub>5</sub> | T <sub>6</sub> | T <sub>7</sub> |     |     |
| T <sub>1</sub> | T <sub>2</sub> | T <sub>3</sub> | T <sub>4</sub> | T <sub>5</sub> | T <sub>6</sub> | T <sub>7</sub> |     |     |

In between timings are not same.

then cycle time is calculated as  $t = \max_i [t_i] + d$ .

where  $t_i$  is the time delay of the circuitry in the  $i^{th}$  stage of the pipeline.

$d$  is the time delay of a latch, in general very much less than the  $\max_i [t_i]$ .

so in this problem  $\max_i [t_i] = 45 \text{ ns}$ .  $d = 5 \text{ ns}$ .

a. minimum cycletime is calculated as  $t_p = 45 + 5 = 50 \text{ ns}$ .

b. Removing  $R_3$  &  $R_4$ , the required time  $t_n = 40 + 45 + 15$

$$= 100 \text{ ns}.$$

c. speed up for 10 tasks  $\Rightarrow \frac{n t_n}{(K+n-1)t_p} = \frac{10 \cdot 100}{(3+10-1) \cdot 50}$

$$= 1.67.$$

speed up for 100 tasks  $\Rightarrow \frac{n t_n}{(K+n-1)t_p} = \frac{100 \cdot 100}{(3+100-1) \cdot 50}$

$$= 1.96.$$

d. Maximum speed up possible  $= \frac{t_n}{t_p} = \frac{100}{50} = 2$ .

6. a.  $t_p = \max_i [t_i] + d$

$$= 95 + 5 = 100 \text{ ns}.$$

add 100 pairs no. of no. no. of tasks  $n = 100$ ,  
segment  $K = 4$ .

$$\begin{aligned} \therefore \text{Time to complete 100 tasks} &= \frac{n t_n}{(K+n-1)t_p} \\ &= \frac{(100+4-1) \cdot 100}{(3+100-1) \cdot 50} \\ &= 10300 \text{ ns.} \\ &= 10.3 \mu\text{s.} \end{aligned}$$

### Tutorial 8:

$$1. \quad t_p = \max \{t_p\} + d \\ = 90 + 10$$

Instruction all = 100 ns.

$$\text{program max} = (K+n-1) \cdot t_p \\ = (4+1000-1) \cdot 100 \\ = 100300 \text{ ns.}$$

$$b. \quad n \cdot t_p \\ = 1000 \cdot (60+50+90+80) \\ = 1000 \cdot 280 \\ = 280000 \text{ ns.}$$

c. throughput for pipelined execution

$$= \text{no. of instructions executed per unit time} \\ = 1000 / 100300 \text{ task/ns.}$$

$$= 0.01 \text{ task/ns.}$$

$$2. \quad t_p = \max(150, 120, 160, 140) + 5$$

$$= 165 \text{ ns.}$$

$$n = 1000 \quad K = 4 \quad \therefore \text{total time} \quad (1000+4-1) \cdot 165 \\ = 1003 \cdot 165 \\ = 165495 \text{ ns} \\ = 165.5 \text{ ms}$$

$$3. \quad \text{for four stage } t_p = \max \left( \frac{800}{4}, 500, 400, 350 \right) + \text{delay} \\ = 800 + 0 = 800 \text{ picoseconds}$$

so execution time for 1 instruction = 1 clock cycle = 800 picoseconds

$$\text{for two stage } t_p = \max(600, 350) + \text{delay} \\ = 600 + 0 = 600 \text{ picoseconds}$$

Execution time for 1 instruction = 600 picoseconds

throughput for 4 stage = 1 instruction / 800 ns.

" " 2 stage = 1 instruction / 600 ns.

So increase  $\frac{V_{f600}}{V_{f800}}$

So % of increase with respect to the previous one

$$\begin{aligned} & \left( \frac{V_{f600} - V_{f800}}{V_{f800}} \right) \times 100 \% \\ &= \left( \frac{200}{600 \times 800} \times 800 \right) \times 100 \% \\ &= 33.33 \% \end{aligned}$$

4. cycle time in designing  $D1 = \max(3, 2, 4, 2, 3) + \text{delay}$   
 $= 4 + 0 = 4 \text{ ns.}$

Execution time for 100 instructions in Design D1-

$$\begin{aligned} &= (K+n-1) \cdot 4 \\ &= (5+100-1) \cdot 4 \\ &= 416 \text{ ns.} \end{aligned}$$

Execution time for 100 instruction in Design D2

$$\begin{aligned} &= (K+n-1) \cdot 2 && \text{cycle time} \\ &= 208 \text{ ns} && = 2 + 0 \rightarrow \text{delay} \\ &= (8+100-1) \cdot 2 && = 2 \text{ ns.} \\ &= 214 \text{ ns.} && \end{aligned}$$

$$\text{So time saved} = (416 - 214) = 202 \text{ ns.}$$

5.  $P1 \rightarrow \text{cycle time} = \max(1, 2, 2, 1) + \text{delay} = 2 \text{ ns}$   
 $\text{clock freq.} = f_2 = 0.5 \text{ GHz.}$

$$P2 \rightarrow \text{clock freq.} = 1/\max(1, 1.5, 1.5, 1.5) = f_{1.5} = 0.67 \text{ GHz}$$

$$P3 \rightarrow \text{clock freq.} = f_{\max(0.5, 1, 1, 0.6, 1)} = f_1 = 1 \text{ GHz}$$

$$P4 \rightarrow \text{clock freq.} = f_{\max(0.5, 0.5, 1, 1, 1.1)} = f_{1.1} = 0.91 \text{ GHz.}$$

so P3 has highest clock freq.

## Tutorial 9:

1. RISC pipeline: Reduced instruction set computer (RISC)
  - / An ability to use an efficient instruction pipeline.
  - / ability to execute instructions at the rate of one per clock cycle.

say a three segment instruction pipeline has following phases:

I: Instruction

A: ALU operation

E: Execute Instruction.

Now, say the operation of following four instructions:

1. LOAD:  $R_1 \leftarrow M[\text{address}_1]$

2. LOAD:  $R_2 \leftarrow M[\text{address}_2]$

3. ADD:  $R_3 \leftarrow R_1 + R_2$

4. STORE:  $M[\text{address}_3] \leftarrow R_3$

clock 1 2 3 4 5 6

1. LOAD R1 I A E

2. LOAD R2 I A E ↗

3. ADD R3 I A E ↗

4. STORE I A E

clock 1 2 3 4 5 6 7

1. LOAD R1 I A E

2. LOAD R2 I A E

3. No-operation I A E

4. ADD R3 I A E

5. STORE I A E

So here actually after

LOAD R2 it is wasting a clock cycle. That is why it is called as pipeline timing with delayed load.

Delayed Branch: say the following five/six instructions:

Load from memory to R1

Increment R2

Add R3 to R4

Subtract R5 from R6

Branch to address X.

Next instruction in X.

In this delayed branch system no-operation instructions are being fetched from the memory and they are executed through the pipeline when the branch instruction is executed. It is upto the compiler to find useful instructions to put after the branch instruction. Failing that the compiler can insert no-op instructions.

Clock 1 2 3 4 5 6 7 8 9 10

1. Load I A E

2. Increment I A E

3. Add I A E

4. Subtract I A E

5. Branch to X I A E

6. No-operations I A E

7. No-operations I A E

8. Next instruction in X. I A E

2. LOAD  $R_1 \leftarrow M[312]$  1 2 3 4

Add  $R_2 \leftarrow R_2 + M[313]$  F1 DA P0 EX.

Increment  $R_3 \leftarrow R_3 + 1$  F1 DA P0

STORE  $M[314] \leftarrow R_3$  F1 DA P1

so seg EA: transfer memory to RI  
 word  
 Fo: Read M[313]  
 DA: Decode (increment) instruction  
 PI: Fetch the instruction from memory.

8. RISC  $\rightarrow$  I LOAD RI  $\leftarrow$  Memory[313]

A INCREMENT RI  $\leftarrow$  RI + 1

E

Stage 1 2 3 4.

instr1. I A | E  
instr2 I | A E

data hazards.

Before the completion of

loading into RI it is

not possible to increment

4 floating-point pipeline processor.

each processor uses a cycle time of 40 ns.

total 400 floating-point operations are there.

so 400 operations will be divided into each of four processors

$$\text{so processing time: } \frac{400}{4} \times 40 = 4000 \text{ ns.}$$

using a single pipeline, if cycle time is given 10 ns.

$$\text{so processing time } 400 \times 10 = 4000 \text{ ns}$$

so no change.

5. 250 billion floating-point operations so  $250 \times 10^9$

100 megflop  $\Rightarrow$  100 million floating point operations  $100 \times 10^6$

$$\text{so required time} = \frac{250 \times 10^9}{100 \times 10^6} \text{ sec.}$$

$$= 2500 \text{ sec.} = 41.67 \text{ minutes.}$$

Sol<sup>n</sup>. Tutorial 10:

1. a) Binary equivalent of 12  $\rightarrow$  1100

$$13 \rightarrow 1101$$

$$14 \rightarrow 1110$$

$$15 \rightarrow 1111$$

Wired as  $A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$

$$0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0$$

$$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1$$

$$0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 0 \ 0$$

$$0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1$$

$$0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1$$

CS.

$$\downarrow \quad \downarrow$$

$$R_{S_1} \quad R_{S_0}$$

$$S_0, \quad CS = A_2 A_3 A_4' A_5' A_6' A_7'$$

$$R_{S_0} = A_0$$

$$R_{S_1} = A_1$$

} for external circuit.

2.

Interface

Port A

Port B

Port C

Port D

(control Reg.)

(status Reg.)

No. # 1      10000000    10000001    10000010    10000011

2.      01000000    01000001    01000010    01000011

3.      00100000    00100001    00100010    00100011

4.      00010000    00010001    00010010    00010011

5.      00001000    00001001    00001010    00001011

6.      00000100    00000101    00000110    00000111

3.

inserted @ m bytes/sec.    max. capacity K bytes.

deleted @ n bytes/sec.

- empty buffer to fill when  $m > n$ , required time =  $\frac{K}{m-n}$  sec
- full buffer to empty when  $m < n$ , required time =  $\frac{K}{n-m}$  sec
- FIFO buffer is not required when  $m = n$ .

4. 1200 baud line  $\rightarrow$  1200 bits per second can be transmitted.

a. So for synchronous serial transmission no. of characters

$$= \frac{1200}{8}$$

= 150 char per second.

b. Asynchronous serial transmission one bit for control signal with two stop bits.

so apart from 8 bits for a character 3 more bits

$$\text{so total } 8+3 = 11 \text{ bits}$$

$$\text{so no. of characters} = \frac{1200}{11} = 109 \text{ characters per second.}$$

c. when asynchronous serial transmission ~~for~~ <sup>with</sup> one stop bit

$$\text{so total } 8+1+1 = 10 \text{ bits}$$

$$\text{so no. of characters} = \frac{1200}{10} = 120 \text{ characters per second.}$$

5. If we have 20 MHz clock, i.e.  $\frac{1}{20} = 50 \text{ ns}$  clock pulse duration. The access time to memory unit is 40 ns.

