
11/10/2022 21BCP359

LAB 8: Sequential Circuits: Latch And SR Flip Flop

Question 1: Design an SR flip-flop using Logisim.



Question 2: Write a module for NOR gate and develop a structural Verilog code for the S-R latch using the NOR gate module. Validate the code via a suitable Testbench code.

Expression: $Q_{n+1} = E.D + E'.Q_n$

```
testbench.sv
    module nor_latch_tb;
      reg s,r; //input
      wire q,q_bar; //output
      nor_1atch \ x(.s(s),.r(r),.q(q),.q_bar(q_bar));
      initial
        begin
           s<=1'b0; r<=1'b0; #5;
           s<=1'b0; r<=1'b1; #5;
  8
           s<=1'b1; r<=1'b0; #5;
  9
           s<=1'b1; r<=1'b1; #5;
 10
 11
           end
                                                                        \oplus
 12
      initial
 13
         begin
                                                                    // SR LATCH
           $dumpfile("dump.vcd");
 14
                                                                  2 module nor_latch(input s,r, output q,q_bar);
           $dumpvars(1);
 15
                                                                      nor(q,r,q_bar);
nor(q_bar,q,s);
         end
 17 endmodule
                                                                  5 endmodule
```

11/10/2022 21BCP359

Question 3: Write a Verilog module for NAND gate and utilize it to develop a structural Verilog module. Validate it using suitable Test bench.

Expression: $Q_n+1 = S + Q_nR$

```
testbench.sv +
    module SRflipfloptest;
reg S, R, CLK;
       wire O.
                OBAR:
       SRflipflop f1 (.s(S), .r(R), .clk(CLK), .q(Q), .qbar(QBAR));
       initial
         begin
           S = 1; R = 0; #10;
S = 0; R = 1; #10;
S = 0; R = 0; #10;
S = 1; R = 1; #10;
                                                                                      design.sv +
                                                                                         1 module SRflipflop(q, qbar, s, r, clk);
 10
 11
12
         end
                                                                                        3 input s, r, clk;
         begin
$dumpfile("dump.vcd");
 13
14
                                                                                         4 output q, qbar;
 15
16
           $dumpvars(1);
                                                                                        6 assign q = clk ? (s + ((\sim r) \& q)) : q;
 17 endmodule
                                                                                         7 assign qbar = \simq;
                                                                                         8 endmodule
 19
```

Q 4. Develop a similar behavioral code and test bench for S-R flip flop using if-else condition as per question 3.

```
testbench.sv
                                                                                                                                                                                                                                                                            design.sv 🔒
           // 21BCP294 -Ayush Thakor
// SR -Flip flop behavior
module tb_srff_ifelse;
                                                                                                                                                                                                                                                                                         // 21BCP294 -Ayush Thakor
module srff_ifelse(5, R, CLK, Q, QBAR);
input S, R, CLK;
          reg S,R, CLK;
wire Q, QBAR;
srff_ifelse dut(S,R,CLK,Q,QBAR);
                                                                                                                                                                                                                                                                                         output reg O. OBAR:
                                                                                                                                                                                                                                                                                         always@(CLK)
begin
if(S==1 & R==0)
  7 initial
8 begin
9 S= 0; R= 0; CLK=0; #1;
10 $display ("CLK = %b, S= %b, R = %b , Q = %b , QBAR = %b", CLK,S,R, Q, QBAR);
11 S= 0; R= 1; CLK=1; #1;
12 $display ("CLK = %b, S= %b, R = %b , Q = %b , QBAR = %b", CLK,S,R, Q, QBAR);
13 S= 0; R= 0; CLK=0; #1;
14 $display ("CLK = %b, S= %b, R = %b , Q = %b , QBAR = %b", CLK,S,R, Q, QBAR);
15 S= 1; R= 0; CLK=1; #1;
16 $display ("CLK = %b, S= %b, R = %b , Q = %b , QBAR = %b", CLK,S,R, Q, QBAR);
17 S= 0; R= 0; CLK=0; #1;
18 $display ("CLK = %b, S= %b, R = %b , Q = %b , QBAR = %b", CLK,S,R, Q, QBAR);
19 S= 1; R= 1; CLK=1; #1;
20 $display ("CLK = %b, S= %b, R = %b , Q = %b , QBAR = %b", CLK,S,R, Q, QBAR);
21 $finish;
                                                                                                                                                                                                                                                                                       begin
Q = 1;
QBAR = 0;
                                                                                                                                                                                                                                                                                         else if(S==0 & R==1)
                                                                                                                                                                                                                                                                                       begin
Q = 0;
QBAR = 1;
                                                                                                                                                                                                                                                                                         end
                                                                                                                                                                                                                                                                                         else if(S==0 & R==0)
                                                                                                                                                                                                                                                                                       begin
Q = Q;
QBAR = QBAR;
                                                                                                                                                                                                                                                                                        end
else if(S==1 & R==1)
   21 $finish;
22 end
            initial
                                                                                                                                                                                                                                                                                        begin
    23 initia
24 begin
 25 $dumpfile("dump.vcd");
26 $dumpvars (1);
27 end
                                                                                                                                                                                                                                                                                        OBAR = 1:
                                                                                                                                                                                                                                                                                 28 endmodule
```

```
CLK = 0, S= 0, R = 0 , Q = x , QBAR = x

CLK = 1, S= 0, R = 1 , Q = 0 , QBAR = 1

CLK = 0, S= 0, R = 0 , Q = 0 , QBAR = 1

CLK = 1, S= 1, R = 0 , Q = 1 , QBAR = 0

CLK = 0, S= 0, R = 0 , Q = 1 , QBAR = 0

CLK = 1, S= 1, R = 1 , Q = 1 , QBAR = 1
```

11/10/2022 21BCP359

Question 5: Develop a similar behavioural code and test bench for S-R flip flop using if-else condition as per question 3.

```
design.sv 🕂
                                                                                                                                                       module SRflipflop(s, r, clk, q , qbar);
input clk, s, r;
output reg q, qbar;
always@(posedge clk)
begin
testbench.sv +
    module SRflipfloptest;
reg S, R, CLK;
wire Q, QBAR;
SRflipflop f1 (.s(S), .r(R), .clk(CLK), .q(Q), .qbar(QBAR));
                                                                                                                                                               begin
if(s == 1)
                                                                                                                                                                       begin
                                                                                                                                                                            q <= 1;
                                                                                                                                                                   q <= 1;
qbar <= 0;
end
else if(r == 1)
begin
q <= 0;
qbar <= 1;
end</pre>
            initial
                                                                                                                                                  9
                begin
                   S = 1; R = 0; #10;
S = 0; R = 1; #10;
S = 0; R = 0; #10;
S = 1; R = 1; #10;
                                                                                                                                                 11
12
13
14
 8 S = 9 S = 10 S = end initial begin 14 $dun 15 $dun end endmodule 18 19
                                                                                                                                                 15
16
17
18
                                                                                                                                                                    end
else if(s == 0 & r == 0)
               begin

$dumpfile("dump.vcd");

$dumpvars(1);
                                                                                                                                                                        begin
q <= q;
qbar = qbar;
                                                                                                                                                  19
                                                                                                                                                 20
                                                                                                                                                                        end
                                                                                                                                                                end
                                                                                                                                                 22 endmodule
  19
```