LAB 5: Design Half Subtractor, Full Subtractor Using Half Subtractors

Question 1: Write a Verilog code to design a Half subtractor and test it using the Waveform

```
design.sv
   1 module HalfSubstractor(a,b,difference,borrow);
        input a,b;
        output difference, borrow;
        xor(difference,a,b);
        assign borrow=(~a&b);
   5
  6 endmodule
testbench.sv +
                                                                SV/Verilog Testbench
    module TestModule;
      // Inputs
      reg a;
      reg b;
      // Outputs
      wire difference;
      wire borrow;
      HalfSubstractor uut (.a(a),.b(b), .difference(difference),
 10
    .borrow(borrow));
      initial begin
        // Initialize Inputs
        a = 0;
b = 0;
       b = 0,

// Wait 100 ns for global reset to finish

#100;

a = 1;

b = 0;
      end
 19
      initial begin
 20
        $dumpfile("dump.vcd");
$dumpvars(1);
 24 endmodule
```

Question 2: Write a Verilog code to design a Full subtractor using Half subtractors and test it using the Waveform.

```
| module top; reg a, b, bin; wire d, bout; | full_subtractor instantiation(.A(a), .B(b), .Bin(bin), .D(d), .Bout(bout)); | initial begin | $dumpfile("xyz.vcd"); $dumpvars; | a=0; | b=0; | b=0; | b=0; | bin=0; | #100 $finish; end | always #40 a=~a; | always #40 a=~a; | always #20 b=~b; | always #20 bin=~bin; | always #20 to n=bin; | always #30 to n=bin; | always #30
```

```
design.sv +
    module or_gate(a0, b0, c0);
input a0, b0;
          output c0;
assign c0 = a0 | b0;
   module xor_gate(a1, b1, c1);
input a1, b1;
output c1;
assign c1 = a1 ^ b1;
  11 endmodule
  module and_gate(a2, b2, c2);
input a2, b2;
output c2;
         assign c2 = a2 \& b2;
  19 module not_gate(a3, b3);
         input a3;
output b3;
  21
22
          assign b3 = \sim a3;
  23 endmodule
  25 module half_subtractor(a4, b4, c4, d4);
          input a4, b4;
output c4, d4;
          wire x:
         xor_gate u1(a4, b4, c4);
and_gate u2(x, b4, d4);
not_gate u3(a4, x);
  31
  32 endmodule
  34 module full_subtractor(A, B, Bin, D, Bout);
         input A, B, Bin;
output D, Bout;
  output D, Bout,
wire p, q, r;
half_subtractor u4(A, B, p, q);
half_subtractor u5(p, Bin, D, r);
or_gate u6(q, r, Bout);
endmodule
```

Question 3: Write the Verilog code (either structural or behavioural) for a 4-bit ripple carry adder. The block diagram of a 4-bit ripple carry adder has been given in Figure 1 for your reference.

```
design.sv
        \oplus
  1 module FA (a,b,c,s,cr);
      input a,b,c;
      output s,cr;
  3
  4
      wire s1,c1,c2;
  5
  6
      xor(s1, a, b);
      xor(s, s1, c);
and(c1, a, b);
 8
      and(c2, s1, c);
 9
 10
      or(cr, c1, c2);
 11 endmodule
 12
 module RCA(x,y,z,sum,cout);
 14
      input [3:0]x,y;
      input z;
 15
      output [3:0]sum;
 16
      output cout;
 17
 18
      wire w1,w2,w3;
 19
      FA f0(x[0], y[0], z, sum[0], w1);
 20
      FA f1(x[1], y[1], w1, sum[1], w2);
 21
      FA f2(x[2], y[2], w2, sum[2], w3);
      FA f3(x[3], y[3], w3, sum[3], cout);
 23
 24 endmodule
```

```
testbench.sv +
      module tb_RCA;
          reg [3:0]A,B;
         reg C;
wire [3:0]S;
          wire Cr;
          \label{eq:rcal} \mbox{RCA rcal}(.\mbox{x}(\mbox{A}), .\mbox{y}(\mbox{B}), .\mbox{z}(\mbox{C}), .\mbox{sum}(\mbox{S}), .\mbox{cout}(\mbox{Cr}));
   8
          initial
          begin
  10
           \tilde{A} = 1; B = 3; C = 0; #5;
             A = 3; B = 2; C = 0; #5;
A = 7; B = 4; C = 0; #5;
A = 5; B = 5; C = 0; #5;
  12
  13
  14
          end
          initial begin
    $dumpfile("dump.vcd");
  15
  16
             $dumpvars(1);
  17
         end
  18
  19 endmodule
```

Question 4: Write the Verilog code to construct a 4-bit adder-subtractor using. The logic diagram of a 4-bit adder-subtractor using a ripple carry adder has been given in Figure 2 for your reference.

```
design.sv +
    1 module FA (a,b,c,s,cr);
          input a,b,c;
         output s,cr;
wire s1,c1,c2;
          xor(s1, a, b);
         xor(s, s1, c);
and(c1, a, b);
and(c2, s1, c)
   8
  10
        or(cr, c1, c2);
  11 endmodule
  13 module FBAS(x,y,c0,m,sum,cout);
         input [3:0]x,y;
input c0,m;
  15
          output [3:0]sum;
  16
          output cout;
  18
         FA f0(x[0], y[0]^m, c0, sum[0], c1);
FA f1(x[1], y[1]^m, c1, sum[1], c2);
FA f2(x[2], y[2]^m, c2, sum[2], c3);
FA f3(x[3], y[3]^m, c3, sum[3], cout);
  19
  23 endmodule
```

Question 5: Write the Verilog code for a 4-bit carry look-ahead adder (CLA). The block diagram of the same has been given in Figure 3.

```
testbench.sv
  1 module TestModule;
      // Inputs
      reg [3:0] a;
reg [3:0] b;
      reg cin;
  5
  6
      // Outputs
      wire [3:0] sum;
  8
      wire cout;
  9
 10
       // Instantiate the Unit Under Test
 12
      CLA_Adder uut (
         .a(a),
 13
 14
         .b(b),
         .cin(cin),
 15
         .sum(sum)
 16
 17
         .cout(cout)
 18
      initial begin
 19
 20
        // Initialize Inputs
        a = 0;
 21
        b = 0;
 22
        cin = 0;
         // Wait 100 ns for global reset to finish
 24
         #100;
 25
         a = 5;
 26
        b = 6;
 27
 28
         cin = 1;
         // Wait 100 ns for global reset to finish
 29
         #100;
 30
      end
 31
      initial begin
 32
         $dumpfile("dump.vcd");
 33
 34
         $dumpvars(1);
      end
 36 endmodule
```