

Lab 4: Design Half Adder & Full Adder Using Half Adder

Question 1: Write Verilog code for half adder. Test using waveform

design sv +

```

1 module xorgate(
2     input a,b,
3     output sum, carry);
4     assign sum = ~a & b || a & ~b;
5     assign carry = a & b;
6 endmodule
        
```

testbench sv +

```

1 module tbxorgate;|
2     reg A, B;
3     wire S, C;
4     xorgate a1 (.a(A),.b(B),.sum(S),.carry(C));
5     initial
6     begin
7         A=0;B=0;#5;
8         A=0;B=1;#5;
9         A=1;B=0;#5;
10        A=1;B=1;#5;
11    end
12    initial
13    begin
14        $dumpfile("dump.vcd");
15        $dumpvars(1);
16    end
17 endmodule
        
```

Question 3. Write Verilog code for full adder. Test using waveform.

testbench sv +

```

1 module tbxorgate;
2     reg A, B, C;
3     wire S, CA;
4     xorgate a1 (.a(A),.b(B),.c(C),.sum(S),.carry(CA));
5     initial
6     begin
7         A=0;B=0;C=0;#5;
8         A=0;B=1;C=0;#5;
9         A=1;B=0;C=0;#5;
10        A=1;B=1;C=0;#5;
11        A=0;B=0;C=1;#5;
12        A=0;B=1;C=1;#5;
13        A=1;B=0;C=1;#5;
14        A=1;B=1;C=1;#5;
15    end
16    initial
17    begin
18        $dumpfile("dump.vcd");
19        $dumpvars(1);
20    end
21 endmodule
22
        
```

design sv +

SV/Verilog Design

```

1 module xorgate(
2     input a,b,c,
3     output sum, carry);
4     assign sum = ~(~a & b || a & ~b) & c | ((~a & b || a & ~b) & ~c);
5     assign carry = (a & b) | (b & c) | (c & a);
6 endmodule
        
```

Question 4. Write Verilog code for full adder using module instantiation of half adder. Test using waveform.

design.sv



```

1 module halfadder (input a, b, output c, s);
2     assign c = a & b;
3     assign s = (~a & b) | (a & ~b);
4 endmodule
5
6 module orgate (input i, j, output k);
7     assign k = i | j;
8 endmodule
9
10 module fulladder(input m, n, o, output p , q);
11     wire sum1, carry1, carry2;
12     halfadder h1 (.a(m),.b(n),.s(sum1));
13     halfadder h2 (.a(m),.b(n),.c(carry1));
14     halfadder h3 (.a(sum1),.b(o),.s(p));
15     halfadder h4 (.a(sum1),.b(o),.c(carry2));
16     orgate or1 (.i(carry1),.j(carry2),.k(q));
17
18 endmodule
19

```


testbench.sv




```

1 module fulladder_tb;
2     reg M, N, O;
3     wire P, Q;
4     fulladder x1 (.m(M), .n(N), .o(O), .p(P), .q(Q));
5     initial
6     begin
7         M = 0; N = 0; O = 0; #5;
8         M = 0; N = 1; O = 0; #5;
9         M = 1; N = 0; O = 0; #5;
10        M = 1; N = 1; O = 0; #5;
11        M = 0; N = 0; O = 1; #5;
12        M = 0; N = 1; O = 1; #5;
13        M = 1; N = 0; O = 1; #5;
14        M = 1; N = 1; O = 1; #5;
15    end
16    initial
17    begin
18        $dumpfile("dump.vcd");
19        $dumpvars(1);
20    end
21 endmodule
22

```



Question 5. Write Verilog code for half adder using only NAND gate. Test using waveform



testbench sv



```

1 module tb_ha_nand;
2   reg a,b;
3   wire sum,carry;
4
5   ha_nand ha1(a,b,sum,carry);
6
7
8   initial
9     begin
10      a = 0; b = 0; #5;
11      a = 0; b = 1; #5;
12      a = 1; b = 0; #5;
13      a = 1; b = 1; #5;
14    end
15  initial
16    begin
17    $dumpfile("dump.vcd");
18    $dumpvars(1);
19    end
20 endmodule
21

```

design sv



```

1 module ha_nand(input a,b, output sum,carry);
2   wire temp1,temp2,temp3;
3   assign temp1 = ~(a & b);
4
5   assign temp2 = ~(a & temp1);
6   assign temp3 = ~(b & temp1);
7
8   assign sum = ~(temp2 & temp3);
9
10  assign carry = ~(temp1 & temp1);
11 endmodule

```

