
Lab 1: Basic Gate Operations

Question 1: Design the following logic functions using basic gates and test the output using truth table






A	В	С	D	E	F	Y
0	0	0	0	0	0	0
0	0	0	0	0	1	1
0	0	0	0	1	0	0
0	0	0	0	1	1	1
0	0	0	1	0	0	0
0	0	0	1	0	1	1
0	0	0	1	1	0	1
0	0	0	1	1	1	1
0	0	1	0	0	0	0
0	0	1	0	0	1	1
0	0	1	0	1	0	0
0	0	1	0	1	1	1
0	0	1	1	0	0	0
0	0	1	1	0	1	1
0	0	1	1	1	0	1
0	0	1	1	1	1	1
0	1	0	0	0	0	0
0	1	0	0	0	1	1
0	1	0	0	1	0	0
0	1	0	0	1	1	1
0	1	0	1	0	0	0
0	1	0	1	0	1	1
0	1	0	1	1	0	1
0	1	0	1	1	1	1
0	1	1	0	0	0	0
0	1	1	0	0	1	1
0	1	1	0	1	0	0
0	1	1	0	1	1	1
0	1	1	1	0	0	0
0	1	1	1	0	1	1
0	1	1	1	1	0	1
0	1	1	1	1	1	1
1	0	0	0	0	0	0
1	0	0	0	0	1	1
1	0	0	0	1	0	0


1	0	0	0	1	1	1
1	0	0	1	0	0	0
1	0	0	1	0	1	1
1	0	0	1	1	0	1
1	0	0	1	1	1	1
1	0	1	0	0	0	0
1	0	1	0	0	1	1
1	0	1	0	1	0	0
1	0	1	0	1	1	1
1	0	1	1	0	0	0
1	0	1	1	0	1	1
1	0	1	1	1	0	1
1	0	1	1	1	1	1
1	1	0	0	0	0	0
1	1	0	0	0	1	1
1	1	0	0	1	0	0
1	1	0	0	1	1	1
1	1	0	1	0	0	0
1	1	0	1	0	1	1
1	1	0	1	1	0	1
1	1	0	1	1	1	1
1	1	1	0	0	0	1
1	1	1	0	0	1	1
1	1	1	0	1	0	1
1	1	1	0	1	1	1
1	1	1	1	0	0	1
1	1	1	1	0	1	1
1	1	1	1	1	0	1
1	1	1	1	1	1	1

b.
$$Z = A'B' + AB' + A'B + AB$$



A	В	x
0	0	1
0	1	1
1	0	1_
1	1	1


c. K = (A'+B')(A+B')(A'+B)(A+B)



A	В	K
0	0	0
0	1	0
1	0	0
1	1	0


Question 2: Design the verify the functionality using existing library of basic gates in Logisim.

a.
$$Y = ((A+B).(C+D+E))$$




A	В	С	D	E	Y
0	0	0	0	0	1
0	0	0	0	1	1
0	0	0	1	0	1
0	0	0	1	1	1
0	0	1	0	0	1
0	0	1	0	1	1
0	0	1	1	0	1
0	0	1	1	1	1
0	1	0	0	0	1
0	1	0	0	1	0
0	1	0	1	0	0
0	1	0	1	1	0
0	1	1	0	0	0
0	1	1	0	1	0
0	1	1	1	0	0
0	1	1	1	1	0
1	0	0	0	0	1
1	0	0	0	1	0
1	0	0	1	0	0
1	0	0	1	1	0
1	0	1	0	0	0
1	0	1	0	1	0
1	0	1	1	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	0	0	1	0
1	1	0	1	0	0
1	1	0	1	1	0
1	1	1	0	0	0
1	1	1	0	1	0
1	1	1	1	0	0
1	1	1	1	1	0

b.
$$F = ((A.B')'+((A)'(B)')')'$$



A	В	F
0	0	0
0	1	0
1	0	0
1	1	0


c.
$$K = (((A)'+B)'.((A)'+(B)')')'$$



A	a	К
0	0	1
0	1	1
1	0	1
1	1	1
		-


Question 3: For each of the following problem statement, design a circuit, describe a Truth table and verify the outcome using Logisim

a. Implement the functionality of XOR gate using only NAND gates.




A	В	Y
0	0	0
0	1	1
1	0	1
1	1	0

b. Implement the functionality of XNOR gate using only NOR gates.




A	В	Y
0	0	1
0	1	0
1	0	0
1	1	1

c. Implement the functionality of AND gate using only NAND gates.




a	b	Y
0	0	0
0	1	0
1	0	0
1	1	1

d. Implement the functionality of OR gate using only NOR gates.



a	b	Y
0	0	0
0	1	1
1	0	1
1	1	1

e. Implement the functionality of NOT gate using only NAND gate.



a	Y
0	1
1	0