
Pipelining: - Pipelining is a technique of decomposing a segmential process into suboperations,

willi each subprocen being executed in a special dedicated segment that operates concurrently willi all other registers. segments. A pipline can be visualized as a collection of processing segments through which binary information flow processing segments through which binary information flow the result obtained from the computation in each segment is transferred to the next segment in the pipeline. The final transferred to the next segment have passed through result is obtained after the data have passed through all segments.

to perform the combined multiply and add operations with a stream of numbers.

each suboperation is to be implemented in a segment within a pipeline. Each segment has one or two registers and a combinational circuit as shown in following figure.



dock pulse. The multiplier and adder are combination circuits. The suboperations performed in each segment of the pipeline are:

 $R1 \leftarrow Ai$ ,  $R2 \leftarrow \beta i$   $R3 \leftarrow R1 + R2$ ,  $R4 \leftarrow Ci$  $R5 \leftarrow R3 + R4$  Imput Ai & Bi
Multiply and imput Ci
Add Ci to product

The fire registers are loaded with new data every clock pulse. The effect of each clock pulse is shown in following table: 3

Clock pulse	Sagm	erd1.	Sogment 2	segment 3.
Number	· RI	RZ	R3 R4	R5 2/13
1. 33	A	В,	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	The lavi
2.	A	82	A, XBI CI	Tribula
3.	A3	83	A2 × B2 C2	A1 × B1 + C1
4:	AB	84	A3 * B3 C3	A2 + B2 + C2
5.		85	A4 * B4 C4	A3 * B3 + C3
	A5		d bear 34	A4* B4 + C4
6.	AG	в		As * Bs + Cs
7.	AŦ	87	A6 * B6 C6	
8.	_	-	A7 * B7 C7	A6 * B6 + C6
9.		4		A7 # B7 + C

## => Greneral Considerations :-

Any operation that can be decomposed into a sequence of suboperations of about the same complexity can be implemented by a pipeline processor. The technique is efficient for those applications that need to repeat the same task many times with different sets of data. We define a task as the total operation performed going through all the segments in the pipeline

I space-time diagram: - The behaviour of a pipeline can be illustrated will a space-time diagram.

Dictially task T, is handled by segment 1. After the first clock, segment 2 is by biry with T, which segment 1 is busy with T2. Continuing in this manner, the first task T, is completed after the fourth clock cycle. From then on, the pipe completes about the fourth clock cycle. From then on, the pipe completes about every clock, No matter how many segments are there in the system, every clock, No matter how many segments are there in the system, once the pipe is full, it takes only one clock period to obtain an ofp.

4	1	2	3	4	5	6	7	8	9	> Clock
Sogment: 1	Ti	T2	73	74	75	TL	3		1	cycl
2	- Side	T.1	T2	T3	T4	15	76			P. Charles
3	1 724	1	7,	T2	73	Ty	TS	T6		
4	1	1	3	TI	T2	73	T4	75	76	

I speedup ?- Consider the case where a k-segment pipeline is used to execute nearly with a clock-cycle time to. So the first task T, requires or time equal to ktp. > to complete it a operation since there are k-segments in the pipe. The remaining (n-1) tarks emerge from the pipe at the rate of one task per cycle, and they will be completed after a time equal to (n-1) tp. So to complete n tasks using a k-segment pipeline requires a time equal to (K+n-1)tp.

Next, consider a non pipeline unit that performs the same operation and takers a time to to complete each tank. The total time required for n tasks is non . The speedy of a pipeline processing over an equivalent nonpipeline processing is defined by the ratio

$$S = \frac{n + n}{(\kappa + n - 1) + p}$$

B- 38 + 20

now if n >> k i.e no. of tasks increases n becomes much larger than k-1, i.e n>>k-1 so k+n-1 ≈ n. under this condition

$$s = \frac{n t n}{n t p} = \frac{t n}{t p}$$

If we assume that the time it takes to process a task is the same in the pipeline and nonpipeline circuits, we will have tn = ktp. Including this assumption the speedup reduces to seed of the tale

This shows the theoritical maximum speedup that a pipeline can provide is k, where k is the number of segments in pip

=> There are various reasons why the pipeline cannot operate at its maximum theoritical rate.

Different segments may take different times to complete their suboperation. The clock cycle must be choosen to equal the time delay of the segment with the maximum propagation time-This causes all other segments to waste time while waiting for the next clock. Moreover, it is not always correct to assume that a nonpipe circuit has the same time delay as that of an equivale pipeline circuit. Many of the intermediate registers will not be needed in a single-unit circuit, which can usually be construct entirely as a combinational circuit. Nevertheless, the pipeline technique provides a fester operation over a purely servial segu even through the maximum theoritical speed is notice fully

Step		1 1	12	13	14	5	6	17	8	9	10	11	12	13
Instruction:	1	FI	DA	FO	EX			1-	-	-	-			_
HSTRUCIO	2	-	FI	DA	FO	EX		_	-	-				_
	3			FI	DA	FO	EX		_	-				-
(Branch)	-				FI	-	-	FI	DA	FO	EX		-	-
	4.					_	-	-	FI	DA	FO	EX		-
	3						-	1	-	FI	DA	FO	EX	-
	ti				_		-	-	1	-	FI	DA	FO	EX
	I		1				ad in	etruct	ion pi	peline				

Instruction 1 is being executed in step 4, in segment Ex; the operand for instruction 2 is being fetched in segment to ; instruction 3 is being decoded in segment DA; and instruction 4 is being fetched from memory in segment FI.

Assume, instruction 3 is branch instruction. As soon as it is decoded in step 4, the tramfer from fI to DA of the other instruction being halted until the bromen instruction is executed in step 6. 9f the branch is taken, a new instruct is fetched in step 7. If the branch is not taken the instruction fetched in step 4 can be used. The pipeline then continue until a new branch instruction is encountered

=> Pipeline Hagards: - In general there are three major difficulties that cause the instruction

pipeline to deviate from its normal operation.

- D. Resource conflicts caused by access to memory by two segments at the same time. Most of these confl can be resolved by using separate instruction Idatamen
- 2 Data Dependency conflicts wrise when an instruction depends on the result of a previous instruction, but the result is not yet available.
- 3 Branch Difficulties arise from branch and other instructions that change the value of PC.

degradation of performence in on degradation of performence in on instruction pipeline is due to possible collision of data or address. A collision occurs when an instruction cannot proceed because previous instructions did not complete certain operations. A data dependency occurs when an instruction needs data that are not yet available. There fore, the operand access to memory must be delayed until the required address is available.

Pipelined computers deal with this conflict in a variety of ways:

1) Hardware Interlocks: - The most straighforward method is Hardware

Interlock. An interlock is a circuit that detects instructions whose source operands are destinations of instructions of source operands are destinations of instructions farther up in the pipeline. This approach maintains the program sequence by using hardware to insert required delays.

operand forwarding:— Another technique called operand forwarding was special hardware to detect a conflict and then avoid it by routing the data through special palks between pipeline segments. For example, instead of transferring an ALU result into a destination register, the hardware checks the destination operand, and if it is needed as a source in next instruction, it passes the result directly to the ALU input, bypassing the register file.

Aclayed load: The compiler of some computers is designed to detect a data conflict and reorder the instructions as necessary to delay the loading of the conflicting data by inserting no operation instructions. This method is referred as delayed load.

Handling of Branch Instructions:— One of the major problems in operating an instruction pipeline is the occurrance of branch instructions. Pipelined computers employ various hardware techniques to minimize the performance degradation caused by instruction branching.

a prefetch target instruction: - one way of handling a

conditional branch is to prefetch the target instruction following the branch in addition to the instruction following the branch is executed. branch is branch condition is successful, the pipeline continues of the branch condition is successful, the pipeline continues from the branch target instruction. An extension of this procedure is to continue fetching instructions from both procedure is to continue fetching instructions from both procedure in to continue fetching is made.

Branch Target Buffer (BTB): - Another possibility is to use a

branch target buffer or BTB. Each entry of BTB considers the address of previously executed branch instructions and the target instruction of the branch. When a pipeline decoler the target instruction, it searches the associative memory a branch instruction, it searches the associative memory BTB for the address of the instruction. Of it is in the BTB BTB for the address of the instruction is directly available, prefetch continues the instruction is directly available, prefetch continues

"Loop Buffer > A variation of BTB is loop buffer when a program loop is detected when a program loop buffer including all in the program, it is stored in loop buffer including all branches. The program loop can be executed directly without having to access memory.

Having to access memory.

Bromeh Prediction: - Another procedure that some computers use is some computers use is branch forediction. A pipeline with branch prediction was some additional logic to guess the outcome of a conditional branch instruction before it is executed. The tional branch instruction before it is executed. The pipeline then begins prefetching the instruction stream pipeline then begins prefetching the instruction stream.

Delayed Branch: - In this procedure, the compiler detects the compiler detects the branch instructions and rearrangers the machine languages code sequence by inserting useful instruction that keep the pipeline operating without interruptions. An example of delayed branch is the insertion of a mo-operation instruction after a branch instruction. This causes the computer to fetch the target instruction during the execution of the no-operation instructions, allowing a continuous flow of the pipeline.

An important aspect of computer architecture is the design of the instruction set for the processor. Early computers had small and simple instruction sets, forced mainly by the need to minimize the hardware used to implement them. Later, the trend into computer hardware complexity was influenced by various factors, such as upgrading existing models to provide more applications, these computers also employ a variety of data types and a large no of addressing modes. A computer with a large number of instructions is classified as a complex Instruction set computer (cise).

## [] Reduced Instruction Set computer (RISC):-

In early 1980s, a number of computer designed recommended that computers use fewer instructions with simple constructs so they can be executed much faster within the CPU without having to use memory as often. This type of computer is classified as a Reduced Instruction Set computer (RISC).

## O CISC Characteristics:

- 100 to 250 instructions.
- 2) Some instructions that perform specialized tasks and are used infrequently.
- 3 A large variety of addressing modes typically from 5 to 20 different modes.
- 1 variable length instruction formats.
- 5 Instructions that manipulate operands in memory

T.O.

II RISC characteristics >-

The concept of RISC architecture involves an attempt to reduce execution

time by specifying simplyfying the instruction set of the computer. Marjor characteristics are:

- 1 Relatively few instructions.
- @ Relatively few addressing modes
- 3 nemory access limited to load and store instruction
- 1 All operations done within the registers of CPU.
- @ fixed-length easily decoded instruction format.
- @ single-cycle instruction execution.
- A Hardwired rather than microprogrammes control.
- 8 Relatively large no of registers in the processor unit
- @ Efficient instruction pipeline.

Concept of Multiprocessor: A multiprocessor system is an interconnection of two or more epus with memory and input-output equipment. The term processor in multiprocessor can mean either a central processing unit (cpu) or an if input-output processor (IOP). Multiprocessors are clamified as multiple Instruction stream, multiple data stream (MIMD) systems.

Multiprocemong improves the reliability of the system so that a failure or error in one part has a limited effect on the rest of the system. If a fault causes one processor to fail, a second processor can be assigned to perform the functions of the disabled processor.

an improved system performance. The system deriver its high performance from the fact that computations can proved in parallel in one of two ways.

1. Multiple independent jobs can be made to operate in parallel

2. A single job can be partitioned into multiple parallel tank

1. RISC	pipeline: Reduced instr	ruction set computer (R1	(22	
	An ability t	o use an efficient instruc	chau	pipeline
	ability to oc	ecute instructions at the	rate	of
	one per cloc			J
Sau	a three signest instru	uction pipeline has follows	ng ph	ases:
	1: Instruction		01	
		w William I was a second		
	E: Execute Instr			
Nov			iction	as'.
quality (	s, say the operation	Juneary has		
-	1. LOADE RIKME	addressi		
	2. LOAD: R2 - M[	address 2]	d)	
		+ R2		
	4. STORE: MILLIANTES	ss3] ← R3		
	7 11	1		
	TREADS TOUR SOLLINGTON	501 with across to and an and		1
	2 3 4 5 6			5 6
	4 E	I. LOADRI A E	100	
2. LOADR2 ]	AES		E	-
	1 A E S	2. LOAD RZ I A 3. No-sperata I	Α	ε
3. ADD R3	1 A E S	2. LOADRZ I A	Α	E A E
3. ADD R3 4. STORE	I A E E	2. LOADRZ I A 3. No-seperatia I 4. ADD R3	A	A E
3. ADD R3 4. STORE	I A E S I I A E	2. LOADR2 I A 3. No-aperatia I 4. ADD R3 5. STORE	A	A E
3. ADD R3 4. STORE	I A E S I I A E	2. LOADR2 I A 3. No-reperation I 4. ADD R3 5. STORE	A 1	AE
3. ADD R3 4. STORE	I A E S I I I A E	2. LOADR2 I A 3. No-operation I 4. ADD R3 5. STORE  So helve actual	A I	A E  I A I
3. ADD R3 4. STORE	I A E S I I I A E	2. LOADR2 I A 3. No-reperation I 4. ADD R3 5. STORE  So here actual LOAD R2 it is w	A  I  Ly a	A E  1 A 1  fter
3. ADD R3 4. STORE	I A E S  I JIA E  VI JIA E	2. LOAD R2  3. No-operation I  4. ADD R3  5. STORE  So here actual  LOAD R2 it is we clock cycle. the	A  I  Uy a  entin	A E  I A I  fter gar  why iti
3. ADD R3 4. STORE	I A E S I I I A E	2. LOADR2 I A 3. No-operation I 4. ADD R3 5. STORE  So here actual LOAD R2 it is w clock cycle. the called as pipelin	A  I  ly a  artin  at is  e time	A E  I A I  fter gar  why iti

to the state from the same of the file

and the second	
•	Delayed Branch: say the following five/six instructions:
	Load from memory to R1
	morement R2
	Add R3 to R4
	Subtract R5 from R6
	Branch to address x.
	Next instruction in x.
~ .	In this delayed branch system mo-operation instruction are
	being fetched from the memory and they are ensurted
	through the pipeline when the branch instruction is
	executed. It is up to the compiler to find useful instructions
	to put after the branch instruction. Failing that the compil
	can invert no-op instructions.
	1 Course of friend friends of the second
	clock 1 2 3 4 5 6 7 8 9 10
	1. Load 1. In Al Eq for holl out that
	2. Increment 1 1 A Eller Control 2011
	3. Add
	4. Subtract I A E
-	5. Branch to X
	6. No-operation
	7. No operation I A E
	8. Next instruction in X. I A E
_	1. See filler to fight heil of orthing as they are
2	LOAD RI & M[312]
-	Add R2 + R2+M[313] FI DA PO EX.
	Increment Rg = Rg +1 Pr
	STORE M[314] + R3 FI DA
	P <sub>1</sub>

so seg Ex: transer memory to BI
Fo: lead M[313]
DA: Decode (increment) instruction
F1: Fetch the instruction from memory.
8. RISC -> I LOAD RI  Memory [313]
A INCOMENT PIE EITI
Stage 1 2 3 4.
imtr1. 1 A   E
- dinal and add applointing tops of the later the said
- between posts has promise my off to believe give "
Before the completion of
- Louis by loading into Ry itis to the site of the sit
not possible to increment.
- 20 200 don kraje prod krave van j
4. 4 floating point pipeline processor.
each processor uses or cycle time of 40 ns.
total 400 floating-point operations one there.
so 400 operations will be divided into each of four processors
so processing time: 400 x40 = 4000 ms.
uning a single pipeline, prayde time is given 10 ms.
•
so processing time 400 x 10 = 4000 ms
so no change.
- 1 A L A M AND
5. 250 billion bloaking-point operations so 250×109
100 megflop => 100 million flooring point operation 100 × 10
so suguired time = 250×109 sec.
100 X 106
= 2500 Sec = 41.67 minutes.