
04/10/2022 21BCP359

LAB 7: Application of Decoder, Recap of Logisim

Question 1: Write a Verilog code to implement BCD to seven segment display Decoder. Prepare the Truth Table and circuits and verify the same using Test Bench.






```
testbench.sv
           \oplus
    module tb_segment7;
         reg [3:0] bcd;
  3
  4
         wire [6:0] seg;
         integer i;
  5
  6
         segment7 uut (
             .bcd(bcd),
  8
  9
             .seg(seg)
 10
         );
 11
         initial begin
 12
             for(i = 0; i < 16; i = i+1)
 13
             begin
 14
 15
                  bcd = i;
                  #10;
 16
 17
             end
         end
 18
      initial
 19
 20
         begin
 21
           $dumpfile("dump.vcd");
           $dumpvars(1);
 22
 23
         end
 24
    endmodule
```

```
design.sv
            \oplus
     module segment7(
             bcd.
  2
  3
             seg
  4
            );
  5
              input [3:0] bcd;
  6
             output [6:0] seg;
reg [6:0] seg;
  7
  8
  9
            always @(bcd)
 10
            begin
 11
                  case (bcd)
 12
                        0 : seg = 7'b0000001;
1 : seg = 7'b1001111;
 13
 14
                        2 : seg = 7'b0010010;
3 : seg = 7'b0000110;
 15
 16
                        4 : seg = 7'b1001100;
 17
                        5: seg = 7'b0100100;
6: seg = 7'b0100000;
7: seg = 7'b0001111;
 18
 19
 20
                        8 : seg = 7'b0000000;
9 : seg = 7'b0000100;
 21
 22
 23
                  endcase
            end
 24
 26 endmodule
```




04/10/2022 21BCP359

Question 2: Design a 3:8 Decoder using Logisim.




Question 3. Design a 3:8 Decoder using two 2:4 Decoder using Logisim.




04/10/2022 21BCP359

Question 4. Design an 8:3 Priority Encoder using Logisim.



Question 5. Design a 4:1 Multiplexer using Logisim.



Question 6. Design a 1:8 Demultiplexer using Logisim

