

Lab 10: Flip Flops Conversion

Question 1: Modify the S-R flip flop created in last lab into JK flip flop. Verify the functionality of J-K flip flop using suitable Testbench.

Conversion Table

| J-K Inputs | | Outputs | | S-R Inputs | |
|------------|---|---------|------|------------|---|
| J | K | Qp | Qp+1 | S | R |
| 0 | 0 | 0 | 0 | 0 | X |
| 0 | 0 | 1 | 1 | X | 0 |
| 0 | 1 | 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | X | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 |

Conversion Expression: $S = J'Q$ and $R = KQ$

testbench.sv

```

1 module FLOP();
2   reg clk,J,K,rst;
3   wire Q;
4   flopp f1(.clk(clk),.J(J),.K(K),.rst(rst),.Q(Q));
5
6   initial begin
7     clk=0;
8     J=0;
9     K=0;
10    rst=1;
11  end
12
13  initial forever #10 clk=~clk;
14  initial forever #20 J=~J;
15  initial forever #40 K=~K;
16  initial forever #160 rst=~rst;
17
18  initial begin
19    #800 $finish;
20  end
21
22  initial begin
23    $dumpfile("flop.vcd");
24    $dumpvars;
25  end
26 endmodule


```

design.sv

```

1 module flopp(input clk,J,K,rst, output Q);
2   reg ff1,ff2;
3
4   always @(rst) begin
5     ff1 <= 1'b0;
6     ff2 <= 1'b0;
7   end
8
9   always @(posedge clk) begin
10    if (!rst) begin
11      if (J==1 && K==0) begin
12        ff1 <= 1'b1;
13      end
14      else if (J==0 && K==1) begin
15        ff1 <= 1'b0;
16      end
17      else if (J==1 && K==1) begin
18        ff1 <=~ff1;
19      end
20      else begin
21        ff1 <=ff1;
22      end
23    end
24    assign Q=ff1;
25  endmodule

```



Question 2: Develop the behavioural Verilog module of D flip-flop, converting it from a J-K flip flop. You may utilize if-else statements to develop your Verilog code. Verify the functionality via a suitable test bench code.

Conversion Table

| D Input | Outputs | | J-K Inputs | |
|---------|---------|------|------------|---|
| | Qp | Qp+1 | J | K |
| 0 | 0 | 0 | 0 | X |
| 0 | 1 | 0 | X | 1 |
| 1 | 0 | 1 | 1 | X |
| 1 | 1 | 0 | X | 0 |

Conversion Expression: $J = D$ and $K = D'$

testbench.sv

```

1 module tb_jkff
2
3   reg clk=0;
4   rreg d=0;
5   reg reset=1;
6   wire q, qnot;
7
8   jkff dut(reset, clk, d, q, qnot);
9
10  initial
11    begin
12      $dumpfile("dump.vcd");
13      $dumpvars(1);
14      d = 1'b0;
15      reset 1'b0;
16      #5
17      #25
18      $finish;
19    end
20    always #1 clk = ~clk;
21 endmodule


```

design.sv

```

1 module jkff (input reset, input clk, input
2   d, output reg q, output qnot);
3   wire j,k;
4   assign qnot = ~q;
5   assign j=d;
6   assign k = ~d;
7   always @(posedge clk)
8     if(reset) q<=1'b0; else
9       case({d})
10        2'b0 : q<=1'b0;
11        2'b1 : q<=1'b1;|
12      endcase
13 endmodule

```



Question 3: Develop a behavioural Verilog module for JK flip flop using case statements. Modify it to act like a T flip flop. Validate the modification via a suitable test bench.

Conversion Expression: $J = T$ and $K = T$

Conversion Table

| T Input | Outputs | | J-K Inputs | |
|---------|----------------|------------------|------------|---|
| | Q _p | Q _{p+1} | J | K |
| 0 | 0 | 0 | 0 | X |
| 0 | 1 | 1 | X | 0 |
| 1 | 0 | 1 | 1 | X |
| 1 | 1 | 0 | X | 1 |

testbench.sv

```

1 module TFLOP();
2   reg clk,T,rst;
3   wire Q;
4
5   TFF tff_1(.clk(clk),.T(T),.rst(rst),.Q(Q));
6
7   initial begin
8     clk=0;
9     T=0;
10    rst=1;
11  end
12
13  initial forever #10 clk=~clk;
14  initial forever #20 T=~T;
15  initial forever #160 rst=~rst;
16
17  initial begin
18    #800 $finish;
19  end
20
21  initial begin
22    $dumpfile("TFLOP.vcd");
23    $dumpvars;
24  end
25 endmodule

```

design.sv

```

1 module flop(input clk,J,K,rst, output Q);
2   reg ff1,ff2;
3
4   always @(rst) begin
5     ff1 <= 1'b0;
6     ff2 <= 1'b0;
7   end
8
9   always @(posedge clk) begin
10    if (!rst) begin
11      if (J==1 && K==0) begin
12        ff1 <= 1'b1;
13      end
14      else if (J==0 && K==1) begin
15        ff1 <= 1'b0;
16      end
17      else if (J==1 && K==1) begin
18        ff1 <=~ff1;
19      end
20      else begin
21        ff1 <=ff1;
22      end
23    end
24    end
25    assign Q=ff1;
26  endmodule
27
28  module TFF(input T,clk,rst,output Q);
29
30  fFlop TFF_1(.J(T),.K(T),.clk(Clk),.rst(rst),.Q(Q));
31 endmodule

```