

1. And Gate

testbench.sv

```
1 // Code your testbench here
2 // or browse Examples
3
4 module tb_and_gate;
5
6     reg A,B;
7     wire Y;
8     and_gate a1 (.a(A), .b(B), .y(Y));
9
10    initial
11    begin
12        A = 0; B = 0; #5;
13        A = 0; B = 1; #5;
14        A = 1; B = 0; #5;
15        A = 1; B = 1; #5;
16    end
17
18    initial
19    begin
20        $dumpfile("dump.vcd");
21        $dumpvars(1);
22    end
23
24 endmodule
```

design.sv

SV/Verilog Design

```
1 // Code your design here
2 module and_gate(
3
4     input a,b,
5     output y);
6     assign y = a & b;
7
8 endmodule
```



2. Or Gate

testbench.sv

```
1 // Code your testbench here
2 // or browse Examples
3
4 module tb_or_gate;
5
6     reg A,B;
7     wire Y;
8     or_gate a1 (.a(A), .b(B), .y(Y));
9
10    initial
11    begin
12        A = 0; B = 0; #5;
13        A = 0; B = 1; #5;
14        A = 1; B = 0; #5;
15        A = 1; B = 1; #5;
16    end
17
18    initial
19    begin
20        $dumpfile("dump.vcd");
21        $dumpvars(1);
22    end
23
24 endmodule
```

design.sv

SV/Verilog Design

```
1 // Code your design here
2 module or_gate(
3
4     input a,b,
5     output y);
6     assign y = a | b;
7
8 endmodule
```



3. Xor Gate

testbench.sv	design.sv
<pre>1 // Code your testbench here 2 // or browse Examples 3 4 module tb_xor_gate; 5 6 reg A,B; 7 wire Y; 8 xor_gate a1 (.a(A), .b(B), .y(Y)); 9 10 initial 11 begin 12 A = 0; B = 0; #5; 13 A = 0; B = 1; #5; 14 A = 1; B = 0; #5; 15 A = 1; B = 1; #5; 16 end 17 18 initial 19 begin 20 \$dumpfile("dump.vcd"); 21 \$dumpvars(1); 22 end 23 24 endmodule</pre>	<pre>1 // Code your design here 2 module xor_gate(3 4 input a,b, 5 output y); 6 assign y = ~a&b a&~b; 7 8 endmodule</pre>




4. Nor Gate

testbench.sv	design.sv
<pre>1 // Code your testbench here 2 // or browse Examples 3 4 module tb_nor_gate; 5 6 reg A,B; 7 wire Y; 8 nor_gate a1 (.a(A), .b(B), .y(Y)); 9 10 initial 11 begin 12 A = 0; B = 0; #5; 13 A = 0; B = 1; #5; 14 A = 1; B = 0; #5; 15 A = 1; B = 1; #5; 16 end 17 18 initial 19 begin 20 \$dumpfile("dump.vcd"); 21 \$dumpvars(1); 22 end 23 24 endmodule</pre>	<pre>1 // Code your design here 2 module nor_gate(3 4 input a,b, 5 output y); 6 assign y = ~(a b); 7 8 endmodule</pre>



5. Nand Gate

testbench.sv	design.sv
<pre>1 // Code your testbench here 2 // or browse Examples 3 4 module tb_nand_gate; 5 6 reg A,B; 7 wire Y; 8 nand_gate a1 (.a(A), .b(B), .y(Y)); 9 10 initial 11 begin 12 A = 0; B = 0; #5; 13 A = 0; B = 1; #5; 14 A = 1; B = 0; #5; 15 A = 1; B = 1; #5; 16 end 17 18 initial 19 begin 20 \$dumpfile("dump.vcd"); 21 \$dumpvars(1); 22 end 23 24 endmodule 25</pre>	<pre>1 // Code your design here 2 module nand_gate(3 4 input a,b, 5 output y); 6 assign y = ~(a & b); 7 8 endmodule</pre>



6. Xnor Gate

testbench.sv	design.sv
<pre>1 // Code your testbench here 2 // or browse Examples 3 4 module tb_xnor_gate; 5 6 reg A,B; 7 wire Y; 8 xnor_gate a1 (.a(A), .b(B), .y(Y)); 9 10 initial 11 begin 12 A = 0; B = 0; #5; 13 A = 0; B = 1; #5; 14 A = 1; B = 0; #5; 15 A = 1; B = 1; #5; 16 end 17 18 initial 19 begin 20 \$dumpfile("dump.vcd"); 21 \$dumpvars(1); 22 end 23 24 endmodule 25</pre>	<pre>1 // Code your design here 2 module xnor_gate(3 4 input a,b, 5 output y); 6 assign y = ~(~a&b a&~b); 7 8 endmodule</pre>

