


LAB 7: Application of Decoder, Recap of Logisim


Question 1: Write a Verilog code to implement BCD to seven segment display Decoder. Prepare the Truth Table and circuits and verify the same using Test Bench.

Decimal Number	INPUT Lines				OUTPUT Lines						
	A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	1	0	1	1




```
testbench.sv
1 module tb_segment7;
2
3     reg [3:0] bcd;
4     wire [6:0] seg;
5     integer i;
6
7     segment7 uut (
8         .bcd(bcd),
9         .seg(seg)
10    );
11
12    initial begin
13        for(i = 0; i < 16; i = i+1)
14            begin
15                bcd = i;
16                #10;
17            end
18    end
19    initial
20    begin
21        $dumpfile("dump.vcd");
22        $dumpvars(1);
23    end
24
25 endmodule
```


```
design.sv
1 module segment7(
2     bcd,
3     seg
4 );
5
6     input [3:0] bcd;
7     output [6:0] seg;
8     reg [6:0] seg;
9
10    always @(bcd)
11    begin
12        case (bcd)
13            0 : seg = 7'b0000001;
14            1 : seg = 7'b1001111;
15            2 : seg = 7'b0010010;
16            3 : seg = 7'b0000110;
17            4 : seg = 7'b1001100;
18            5 : seg = 7'b0100100;
19            6 : seg = 7'b0100000;
20            7 : seg = 7'b0001111;
21            8 : seg = 7'b0000000;
22            9 : seg = 7'b0000100;
23        endcase
24    end
25
26 endmodule
```




Question 2: Design a 3:8 Decoder using Logisim.




Question 3: Design a 3:8 Decoder using two 2:4 Decoder using Logisim.



Question 4. Design an 8:3 Priority Encoder using Logisim.



Question 5. Design a 4:1 Multiplexer using Logisim.



Question 6. Design a 1:8 Demultiplexer using Logisim

