


3) Using enable input we have to implement it.



The truth table for the given function is shown above. Since the given function is of 4 variables, we can use a multiplexer with those data inflats. This is shown in the figure above.

As seen from the tubbe, since F is different for each of the two occusances of BCD=000, BCD=001, and BCD = 100, and since F=A in each such ouse, A is corrected to the dash inputs of Do, D, and D4.

Since Fis different box each obthe two ormaneers of BCD=110 and BCD=111, and since F=A in both Caser, A is connected to Do and Dy. Since F is the Same for each of the two occurrences of BCD = 010 and BCD=011, and F=1 in both cases, I is connected to Da and Da, and

since F is same too both the case, O is connected to and since F=0 in both the case, O is connected to Ds. The cossesponding logic diagram is given above.

Other and A company


. In the second of the second

Sa	S,	02	F=A B B C	
A	B	C		
0	0	0	0	Do " Mux
0	0	1	1 .	P
0	1	0		
0	1	1	0	D2 output-F
l	0	0	'	D ₄
(0	1,	0	D_{5}
1	1	O		D_{c}
(1	J	1.	D ₇ .
			1	S ₂ , S ₀
				10 ABC

The truth table but F and the logic dragaen to implement F are shown above. Since there are three input variable, we can use a multiplexer with three data select inputs (8 to 2 mux). The tough table shows the use of data select inputs S2, S1, and So box input variables A, Band C respectively.

Since F=1 when ABC = 001, 010, 100 and 111, we connect logical 1 to data inputs D1, D2, D4, and D7.

Logical O is connected to other data inputs Do, D3, D5, and D6



The dealization is shown in Figure above. The decoder's outputs are active LOW; therebore, a NAND gate is orguised for every output of the combinational circuit.