


LAB 8: Sequential Circuits: Latch And SR Flip Flop

Question 1: Design an SR flip-flop using Logisim.




Question 2: Write a module for NOR gate and develop a structural Verilog code for the S-R latch using the NOR gate module. Validate the code via a suitable Testbench code.

Expression: $Q_{n+1} = E.D + E'.Q_n$

```
testbench.vv
1 module nor_latch_tb;
2   reg s,r; //input
3   wire q,q_bar; //output
4   nor_latch x(.s(s),.r(r),.q(q),.q_bar(q_bar));
5   initial
6   begin
7     s<=1'b0; r<=1'b0; #5;
8     s<=1'b0; r<=1'b1; #5;
9     s<=1'b1; r<=1'b0; #5;
10    s<=1'b1; r<=1'b1; #5;
11  end
12  initial
13  begin
14    $dumpfile("dump.vcd");
15    $dumpvars(1);
16  end
17 endmodule
```

```
design.vv
1 // SR LATCH
2 module nor_latch(input s,r, output q,q_bar);
3   nor(q,r,q_bar);
4   nor(q_bar,q,s);
5 endmodule
```



Question 3: Write a Verilog module for NAND gate and utilize it to develop a structural Verilog module. Validate it using suitable Test bench.

Expression: $Q_{n+1} = S + Q_n R'$

testbench.sv

```

1 module SRflipfloptest;
2   reg S, R, CLK;
3   wire Q, QBAR;
4   SRflipflop f1 (.s(S), .r(R), .clk(CLK), .q(Q), .qbar(QBAR));
5   initial
6     begin
7       S = 1; R = 0; #10;
8       S = 0; R = 1; #10;
9       S = 0; R = 0; #10;
10      S = 1; R = 1; #10;
11    end
12    initial
13    begin
14      $dumpfile("dump.vcd");
15      $dumpvars(1);
16    end
17 endmodule
18
19

```

design.sv

```

1 module SRflipflop(q, qbar, s, r, clk);
2
3   input s, r, clk;
4   output q, qbar;
5
6   assign q = clk ? (s + ((~r) & q)) : q;
7   assign qbar = ~q;
8 endmodule
9

```



Q 4. Develop a similar behavioral code and test bench for S-R flip flop using if-else condition as per question 3.

testbench.sv

```

1 // 21BCP294 -Ayush Thakor
2 // SR -Flip flop behavioral code
3 module tb_srff_ifelse;
4   reg S,R, CLK;
5   wire Q, QBAR;
6   srff_ifelse dut(S,R,CLK,Q,QBAR);
7   initial
8     begin
9       S= 0; R= 0; CLK=0; #1;
10      $display ("CLK = %b, S= %b, R = %b , Q = %b , QBAR = %b", CLK,S,R, Q, QBAR);
11      S= 0; R= 1; CLK=1; #1;
12      $display ("CLK = %b, S= %b, R = %b , Q = %b , QBAR = %b", CLK,S,R, Q, QBAR);
13      S= 0; R= 0; CLK=0; #1;
14      $display ("CLK = %b, S= %b, R = %b , Q = %b , QBAR = %b", CLK,S,R, Q, QBAR);
15      S= 1; R= 0; CLK=1; #1;
16      $display ("CLK = %b, S= %b, R = %b , Q = %b , QBAR = %b", CLK,S,R, Q, QBAR);
17      S= 0; R= 0; CLK=0; #1;
18      $display ("CLK = %b, S= %b, R = %b , Q = %b , QBAR = %b", CLK,S,R, Q, QBAR);
19      S= 1; R= 1; CLK=1; #1;
20      $display ("CLK = %b, S= %b, R = %b , Q = %b , QBAR = %b", CLK,S,R, Q, QBAR);
21      $finish;
22    end
23    initial
24    begin
25      $dumpfile("dump.vcd");
26      $dumpvars (1);
27    end
28 end


```

design.sv

```

1 // 21BCP294 -Ayush Thakor
2 module srff_ifelse(S, R, CLK, Q, QBAR);
3   input S, R, CLK;
4   output reg Q, QBAR;
5   always@(CLK)
6     begin
7       if(S==1 & R==0)
8         begin
9           Q = 1;
10          QBAR = 0;
11        end
12      else if(S==0 & R==1)
13        begin
14          Q = 0;
15          QBAR = 1;
16        end
17      else if(S==0 & R==0)
18        begin
19          Q = Q;
20          QBAR = QBAR;
21        end
22      else if(S==1 & R==1)
23        begin
24          Q = 1;
25          QBAR = 1;
26        end
27      end
28 endmodule
29
30

```



```

CLK = 0, S= 0, R = 0 , Q = x , QBAR = x
CLK = 1, S= 0, R = 1 , Q = 0 , QBAR = 1
CLK = 0, S= 0, R = 0 , Q = 0 , QBAR = 1
CLK = 1, S= 1, R = 0 , Q = 1 , QBAR = 0
CLK = 0, S= 0, R = 0 , Q = 1 , QBAR = 0
CLK = 1, S= 1, R = 1 , Q = 1 , QBAR = 1

```

Question 5: Develop a similar behavioural code and test bench for S-R flip flop using if-else condition as per question 3.

testbench.vv

```

1 module SRflipfloptest;
2   reg S, R, CLK;
3   wire Q, QBAR;
4   SRflipflop f1 (.s(S), .r(R), .clk(CLK), .q(Q), .qbar(QBAR));
5   initial
6   begin
7     S = 1; R = 0; #10;
8     S = 0; R = 1; #10;
9     S = 0; R = 0; #10;
10    S = 1; R = 1; #10;
11  end
12  initial
13  begin
14    $dumpfile("dump.vcd");
15    $dumpvars(1);
16  end
17 endmodule
18
19

```

design.vv

```

1 module SRflipflop(s, r, clk, q, qbar);
2   input clk, s, r;
3   output reg q, qbar;
4   always@(posedge clk)
5   begin
6     if(s == 1)
7     begin
8       q <= 1;
9       qbar <= 0;
10    end
11    else if(r == 1)
12    begin
13      q <= 0;
14      qbar <= 1;
15    end
16    else if(s == 0 & r == 0)
17    begin
18      q <= q;
19      qbar = qbar;
20    end
21  end
22 endmodule

```

