
30/08/2022 21BCP359

Lab 4: Design Half Adder & Full Adder Using Half Adder

Question 1: Write Verilog code for half adder. Test using waveform



Question 3. Write Verilog code for full adder. Test using waveform.


```
testbench.sv
           \blacksquare
    module tbxorgate;
      reg A, B, C;
wire S, CA;
       xorgate a1 (.a(A),.b(B),.c(C),.sum(S),.carry(CA));
         begin
  6
           A=0; B=0; C=0; #5;
           A=0; B=1; C=0; #5;
  8
           A=1; B=0; C=0; #5;
  9
           A=1; B=1; C=0; #5;
 10
 11
           A=0; B=0; C=1; #5;
 12
           A=0; B=1; C=1; #5;
 13
            A=1; B=0; C=1; #5;
           A=1; B=1; C=1; #5;
         end
 15
 16
       initial
 17
         beain
            $dumpfile("dump.vcd");
 18
           $dumpvars(1);
 19
         end
 20
 21 endmodule
```

30/08/2022 21BCP359

Question 4. Write Verilog code for full adder using module instantiation of half adder. Test using waveform.


```
design.sv
 1 module halfadder (input a, b, output c, s);
     assign c = a \& b;
     4 endmodule
 6 module orgate (input i, j, output k);
     assign k = i \mid j;
 8 endmodule
 9
 10 module fulladder(input m, n, o, output p , q);
     wire sum1, carry1, carry2;
 11
 12
     halfadder h1 (.a(m),.b(n),.s(sum1));
     halfadder h2 (.a(m),.b(n),.c(carry1));
 13
     halfadder h3 (.a(sum1),.b(o),.s(p));
 14
     halfadder h4 (.a(sum1),.b(o),.c(carry2));
 15
 16
     orgate or1 (.i(carry1),.j(carry2),.k(q));
 17
 18 endmodule
 19
```

```
testbench.sv
           \oplus
  1 module fulladder_tb;
       reg M, N, O;
  3
      wire P, Q;
      fulladder x1 (.m(M), .n(N), .o(O), .p(P), .q(Q));
  4
       initial
  5
         begin
  6
           M = 0; N = 0; O = 0; #5;
  7
           M = 0; N = 1; O = 0; #5;
  8
           M = 1; N = 0; O = 0; #5; M = 1; N = 1; O = 0; #5;
  9
 10
           M = 0; N = 0; O = 1; #5;
 11
           M = 0; N = 1; O = 1; #5;
 12
           M = 1; N = 0; O = 1; #5;
 13
           M = 1; N = 1; O = 1; #5;
 14
 15
         end
      initial
 16
 17
           $dumpfile("dump.vcd");
 18
           $dumpvars(1);
 19
         end
 20
    endmodule
 21
 22
```



30/08/2022 21BCP359

Question 5. Write Verilog code for half adder using only NAND gate. Test using waveform



```
testbench.sv
            \oplus
  1 module tb_ha_nand;
       reg a,b;
       wire sum, carry;
  4
  5
       ha_nand ha1(a,b,sum,carry);
  6
  7
       initial
  8
  9
         begin
                                                        \oplus
                                                design.sv
         a = 0; b = 0; #5;
 10
  11
         a = 0; b = 1; #5;
                                                  1 module ha_nand(input a,b, output sum,carry);
         a = 1; b = 0; #5;
 12
                                                      wire temp1,temp2,temp3assign ;
         a = 1; b = 1; #5;
 13
                                                      assign temp1 = \sim(a & b);
 14
         end
 15 initial
                                                     assign temp2 = \sim(a & temp1);
assign temp3 = \sim(b & temp1);
 16
       begin
          $dumpfile("dump.vcd");
 17
         $dumpvars(1);
                                                      assign sum = \sim(temp2 & temp3);
 18
 19
                                                     assign carry = ~(temp1 & temp1);
 20 endmodule
                                                 11 endmodule
```

```
a b carry _____
```