1. And Gate

testbench.sv

```
// Code your testbench here
// or browse Examples

module tb_and_gate;

  reg A,B;
  wire Y;
  and_gate a1 (.a(A), .b(B), .y(Y));

initial
  begin
        A = 0; B =0; #5;
        A = 0; B =1; #5;
        A = 1; B =0; #5;
        A = 1; B =1; #5;
  end

initial
  begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
  end

endmodule
```

design.sv

SV/Verilog Design

```
// Code your design here
module and_gate(

  input a,b,
  output y);
  assign y = a & b;

endmodule
```



2. Or Gate

testbench.sv

```
// Code your testbench here
// or browse Examples

module tb_or_gate;

  reg A,B;
  wire Y;
  or_gate a1 (.a(A), .b(B), .y(Y));

initial
  begin
        A = 0; B =0; #5;
        A = 0; B =1; #5;
        A = 1; B =0; #5;
        A = 1; B =1; #5;
  end

initial
  begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
  end

endmodule
```

design.sv

SV/Verilog Design

```
// Code your design here
module or_gate(

  input a,b,
  output y);
  assign y = a | b;

endmodule
```



3. Xor Gate

testbench.sv

```
// Code your testbench here
// or browse Examples

module tb_xor_gate;

  reg A,B;
  wire Y;
  xor_gate a1 (.a(A), .b(B), .y(Y));

initial
  begin
        A = 0; B =0; #5;
        A = 0; B =1; #5;
        A = 1; B =0; #5;
        A = 1; B =1; #5;
  end

initial
  begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
  end

endmodule
```

design.sv

SV/Verilog Design

```
// Code your design here
module xor_gate(

  input a,b,
  output y);
  assign y = ~a&b | a&~b;

endmodule
```



4. Nor Gate

testbench.sv

SV/Verilog Testbench

```
// Code your testbench here
// or browse Examples

module tb_nor_gate;

  reg A,B;
  wire Y;
  nor_gate a1 (.a(A), .b(B), .y(Y));

initial
  begin
        A = 0; B =0; #5;
        A = 0; B =1; #5;
        A = 1; B =0; #5;
        A = 1; B =1; #5;
  end

initial
  begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
  end

endmodule
```

design.sv

SV/Verilog Design

```
// Code your design here
module nor_gate(

  input a,b,
  output y);
  assign y = ~(a | b);

endmodule
```



5. Nand Gate

testbench.sv

SV/Verilog Testbench

```
// Code your testbench here
// or browse Examples

module tb_nand_gate;

  reg A,B;
  wire Y;
  nand_gate a1 (.a(A), .b(B), .y(Y));

initial
  begin
        A = 0; B =0; #5;
        A = 0; B =1; #5;
        A = 1; B =0; #5;
        A = 1; B =1; #5;
  end

initial
  begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
  end

endmodule

```

design.sv

SV/Verilog Design

```
// Code your design here
module nand_gate(

  input a,b,
  output y);
  assign y = ~(a & b);

endmodule
```



6. Xnor Gate

testbench.sv

SV/Verilog Testbench

```
// Code your testbench here
// or browse Examples

module tb_xnor_gate;

  reg A,B;
  wire Y;
  xnor_gate a1 (.a(A), .b(B), .y(Y));

initial
  begin
        A = 0; B =0; #5;
        A = 0; B =1; #5;
        A = 1; B =0; #5;
        A = 1; B =1; #5;
  end

initial
  begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
  end

endmodule

```

design.sv

SV/Verilog Design

```
// Code your design here
module xnor_gate(

  input a,b,
  output y);
  assign y = ~(~a&b | a&~b);

endmodule
```