LAB 9: Flip Flops (JK, D, T)

Question 1: Write a Verilog code to implement J-K flip flop and validate the code via a suitable Test bench code.

```
design.sv

module jk_ff ( input j, input k, input clk, output q);
reg q;
always @ (posedge clk)
case ({j,k})
5     2'b00 : q <= q;
2'b01 : q <= 0;
7     2'b10 : q <= 1;
2'b11 : q <= ~q;
endcase
endmodule</pre>
```

```
testbench.sv
            \oplus
    module tb_jk;
       reg j;
       reg k;
       reg clk;
       always #5 clk = \simclk;
jk_ff jk0 ( .j(j), .k(k), .clk(clk), .q(q));
       initial
         begin
 10
            j <= 0;
            k \le 0; #5
 13
 14
            \bar{k} <= 1; #20
 15
 16
            j <= 1;
 17
            \bar{k} \ll 0; #20
 18
            j <= 1;
k <= 1; #20
 19
 20
 21
22
            $finish;
         end
 23
24
       initial
         begin
 25
            $dumpfile("dump.vcd");
 26
            $dumpvars(1);
 27
 28
       initial
 29
 30
         $monitor ("j=%0d k=%0d q=%0d", j, k, q);
 31 endmodule
```



```
[2022-11-14 09:32:17 EST] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out testbench.sv:6: warning: implicit definition of wire logic tb_jk.q.

VCD info: dumpfile dump.vcd opened for output.

j=0 k=0 q=x

j=0 k=1 q=x

j=1 k=0 q=x

j=1 k=0 q=x


Finding VCD file...

./dump.vcd

[2022-11-14 09:32:17 EST] Opening EPWave...

Done
```

Question 2: Design a J-K flip flop in Logisim and validate the circuit.



Clock	J	K	Q _{n+1}	State
0	×	×	Qn	
1	0	0	Qn	Hold
1	0	1	0	Reset
1	1	1	1	Set
1	1	1	\overline{Q}_n	Toggle

Question 3: Write a Verilog code to implement D flip flop and validate the code via a suitable Test bench code.

```
testbench.sv
          \oplus
  1 // Testbench
  2 module test;
      reg clk;
      reg reset;
  6
      reg d;
      wire q;
  8
      wire qb;
  9
 10
      // Instantiate design under test
      11
 12
 13
      initial begin
 14
        // Dump waves
$dumpfile("dump.vcd");
 15
 16
        $dumpvars(1);
 17
 18
        $display("Reset flop.");
 19
        c1k = 0;
 20
        reset = 1;
d = 1'bx;
 21
 22
        display;
 23
 24
 25
        $display("Release reset.");
 26
        d = 1;
        reset = 0;
 27
 28
        display;
 29
 30
        $display("Toggle clk.");
 31
        clk = 1;
 32
        display;
 33
 34
 35
      task display;
        #1 $display("d:%0h, q:%0h, qb:%0h",
 36
 37
         d, q, qb);
      endtask
 38
 39
 40 endmodule
```

```
clk
d
q
p
test
```

```
[2022-11-14 09:37:27 EST] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
```


VCD info: dumpfile dump.vcd opened for output.

Reset flop.
d:x, q:0, qb:1
Release reset.
d:1, q:0, qb:1
Toggle clk.
d:1, q:1, qb:0
Finding VCD file...
./dump.vcd

[2022-11-14 09:37:28 EST] Opening EPWave...

Done

Question 4: Design a D flip flop in Logisim and validate the circuit.



S	R	Q	Q`	
0	0	0	1	
0	1	0	1	
1	0	1	0	
1	1	∞ ∽	S	

Question 5: Write a Verilog code to implement T flip flop and validate the code via a suitable Test bench code.

```
testbench.sv
   1 module tb;
       reg clk;
reg rstn;
reg t;
       tff u0 (
                     .clk(clk),
                      .rstn(rstn),
.t(t),
9
10
11 always:
12
13 initial
14 begin
15 {rstn
16
17 $monin
18 repean
19 rstn
20 end
21 initial
22 begin
23 $dun
24 $dun
25 end
26 endmodule
                   .q(q));
                                                                                                    design.sv
                                                                                                               \blacksquare
       always #5 clk = \simclk;
                                                                                                       1 module tff ( input clk, input rstn, input t, output reg q);
                                                                                                             always @ (posedge clk) begin
          \{rstn, clk, t\} \leftarrow 0;
                                                                                                                    (!rstn)
          q \ll 0;
                                                                                                                      if (t)
       rstn - -
end
initial
begin
$dumpfile("dump.vcd");
$dumpvars(1);
                                                                                                                            q \leftarrow \sim q;
                                                                                                                      else
                                                                                                      10
                                                                                                                            q \leftarrow q;
                                                                                                             end
                                                                                                      12 endmodule
```

```
[2022-11-15 00:51:05 EST] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out testbench.sv:9: warning: implicit definition of wire logic tb.q.


VCD info: dumpfile dump.vcd opened for output.

T=0 rstn=0 t=0 q=x

T=5 rstn=0 t=0 q=0

T=15 rstn=1 t=0 q=0
```

Question 6: Design a T flip flop in Logisim and validate the circuit.



	Truth	ı table	
CLK	T	Q _{next}	Comment
Rising edge	0	Q	Hold state
Falling edge	0	Q	Hold state
Rising edge	1	$\overline{\mathbf{Q}}$	Toggle
Falling edge	1	Q	No change

 Q_{next} - "after the clock transition" output Q - the current output