
LAB 6: Designing of Multiplexer, Demultiplexer, Decoder, Encoder

Question 1: Write a Verilog code to design a 4:1 Multiplexer and verify the same.

```
design.sv
         \oplus
  1 module mux_4to1_case ( input [3:0] a,
                               input [3:0] b,
                               input [3:0] c, input [3:0] d,
  3
  4
                              input [1:0] sel
  5
                              output reg [3:0] out);
  6
  7
       always @ (a or b or c or d or sel) begin
  8
           case (sel)
  9
               2'b00 : out <= a;
               2'b01 : out <= b;
 10
              2'b10 : out <= c;
 11
 12
              2'b11 : out <= d;
 13
           endcase
 14
        end
 15 endmodule
```

```
testbench.sv
           \oplus
                                                                      SV/Verilog Tes
    module tb_4to1_mux;
       reg [3:0] a;
       reg [3:0] b;
       reg [3:0] c;
  5
       reg [3:0] d;
  6
       wire [3:0] out;
       reg [1:0] sel;
  8
  9
       integer i;
 10
 11
       mux_4to1_case mux0 (
 12
                                  .b (b),
                                  .c (c),
 13
                                  .d (d),
 14
                                  .sel (sel),
 15
                                  .out (out));
 16
 17
       initial
 18
 19
            $monitor ("[%0t] sel=0x%0h a=0x%0h b=0x%0h c=0x%0h d=0x%0h
 20
    out=0x%0h", $time, sel, a, b, c, d, out); sel <= 0;
 21
           a <= $random;</pre>
 22
           b <= $random;
 23
 24
           < = $random;
 25
           d <= $random;</pre>
            $dumpfile("dump.vcd");
 26
 27
           $dumpvars(1);
           for (i = 1; i < 4; i=i+1) begin
 28
             #5 sel <= i;
 29
           end
 30
           #5 $finish;
 31
         end
 33 endmodule
 34
```



Question 2: Write a Verilog code to design an 8:1 Multiplexer and verify the same.

```
\oplus
1 module Mulitplexer(d0,d1,d2,d3,d4,d5,d6,d7,sel,out);
     input d0,d1,d2,d3,d4,d5,d6,d7;
3
     input [2:0] sel;
     output reg out;
4
     always@(sel)
5
6
       begin
7
         case(sel)
           3'b000:out=d0;
8
9
           3'b001:out=d1:
           3'b010:out=d2;
10
           3'b011:out=d3;
11
           3'b100:out=d4;
12
           3'b101:out=d5;
13
           3'b110:out=d6;
14
           3'b111:out=d7;
15
16
         endcase
       end
17
18 endmodule
```

```
testbench.sv
    1 module TestModule;
   reg d0, d1, d2, d3, d4, d5, d6, d7;
reg [2:0] sel;
wire out;
   7 Mulitplexer uut(.d0(d0),.d1(d1),.d2(d2),.d3(d3),.d4(d4),.d5(d5),.d6(d6),.d7(d7),.sel(sel),.out(out));
   9 initial
          begin


d0 = 0;

d1 = 0;

d2 = 0;

d3 = 0;
 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
              d4 = 0:
             d5 = 0;

d6 = 0;
             d7 = 0;
se1 = 0;
             #100;
d0 = 0;
d1 = 0;
d2 = 0;
             d2 = 0;
d3 = 0;
d4 = 1;
d5 = 1;
d6 = 0;
d7 = 1;
sel = 5;
          #100;
end
          initial
             begin
  35
36
37
                 $dumpfile("dump.vcd");
$dumpvars(1);
              end
  38 endmodule
```



Question 3: Write a Verilog code to design a 1:4 Demultiplexer and verify the same.

```
design.sv
         \oplus
  1 module Demultiplexer1to4case (output reg [3:0] Y,
                                       input [1:0] A,
  3
                                      input din);
  4
      always @(Y, A) begin
  5
         case (A)
             2'b00 : begin Y[0] = din; Y[3:1] = 0; end
  6
             2'b01 : begin Y[1] = din; Y[0] = 0;
  7
             2'b10 : begin Y[2] = din; Y[1:0] = 0; end
  8
  9
             2'b11 : begin Y[3] = din; Y[2:0] = 0; end
         endcase
 10
 11 end
 12 endmodule
testbench.sv
  1 module Demultiplexer1to4case_tb;
  2 wire [3:0] Y;
  3 reg [1:0] A;
  4 reg din;
  5 Demultiplexer1to4case IO (Y, A, din);
  6 initial begin
        din = 1;
A = 2'b00;
        A = 2'b01;
A = 2'b10;
  9 #1
 10 #1
 11 #1
        A = 2'b11;
 12 end
 13 initial begin
        monitor("%t| Din = %d| A[1] = %d| A[0] = %d| Y[0] = %d| Y[1] = %d| Y[2] = %d| Y[3] = %d",
 14
                   $time, din, A[1], A[0], Y[0], Y[1], Y[2], Y[3]);
 15
        $dumpfile("dump.vcd");
 16
 17
          $dumpvars(1);
 18 end
 19 endmodule
```

Question 4: Write a Verilog code to design a 1:8 Demultiplexer and verify the same.

```
design.sv
  1 module Demultiplexer(in,s0,s1,s2,d0,d1,d2,d3,d4,d5,d6,d7);
       input in,s0,s1,s2;
       output d0,d1,d2,d3,d4,d5,d6,d7;
  3
      assign d0=(in \& \sim s2 \& \sim s1 \& \sim s0),
  4
         d1=(in \& \sim s2 \& \sim s1 \& s0),
  5
         d2=(in & ~s2 & s1 &~s0),
  6
         d3=(in & ~s2 & s1 &s0)
         d4=(in \& s2 \& \sim s1 \& \sim s0),
  8
         d5=(in \& s2 \& \sim s1 \& s0),
  9
         d6=(in & s2 & s1 &~s0),
 10
         d7=(in & s2 & s1 &s0);
 11
 12 endmodule
```

```
testbench.sv +
                                                                             SV/Verilog Testbench
  1 module TestModule;
       reg in;
  2
       reg s0;
  3
  4
       reg s1;
       reg s2;
  6
       wire d0;
       wire d1;
  8
       wire d2;
  9
 10
       wire d3:
       wire d4;
 11
 12
       wire d5;
 13
       wire d6;
 14
       wire d7;
     Demultiplexer d(.in(in), .s0(s0), .s1(s1), .s2(s2), .d0(d0), .d1(d1), .d2(d2), .d3(d3), .d4(d4), .d5(d5), .d6(d6), .d7(d7)); initial
 15
 16
 17
 18
          begin
 19
             in = 0;
            s0 = 0;

s1 = 0;
 20
 21
            s2 = 0;
 22
            #100;
 23
 24
            in = 1;
 25
            50 = 0;
 26
            s1 = 1;
            52 = 0;
 27
            #100;
 28
 29
          end
 30
       initial
 31
          begin
 32
            $dumpfile("dump.vcd");
            $dumpvars(1);
 33
          end
 34
       endmodule
 35
```

Question 5: Write a Verilog code to design a 3:8 Decoder and verify the same.

```
design.sv

1    module encoder(Do, Din);
    input [7:0]Din;
    output [2:0]Do;

4    or(Do[0], Din[4], Din[5], Din[6], Din[7]);
    or(Do[1], Din[2], Din[3], Din[6], Din[7]);
    or(Do[2], Din[1], Din[3], Din[5], Din[7]);
    endmodule
    g
```

```
testbench.sv
            \oplus
  1 module encoder_tb_v;
      reg [7:0] Dint;
wire [2:0] Dot;
  3
  4
         encoder uut(.Do(Dot),.Din(Dint));
  5
         initial
  6
           begin
  7
  8
              Dint = 8'b00000000; #10;
              Dint = 8'b00000001; #10;
  9
              Dint = 8'b00000010; #10;
 10
              Dint = 8'b00000011; #10;
Dint = 8'b00000100; #10;
 11
 12
              Dint = 8'b00000101; #10;
 13
              Dint = 8'b00000110; #10;
 14
 15
              Dint = 8'b00000111; #10;
         end
 16
 17
       initial
         begin
 18
            $dumpfile("dump.vcd");
 19
           $dumpvars(1);
 20
 21
         end
 22 endmodule
```

Question 6: Write a Verilog code to design a 8:3 Encoder and verify the same.

```
design.sv

1  module encoder83(din, do0, do1, do2);
2  input [7:0]din;
3  output do0, do1, do2;
4  or(do0[0], din[4], din[5], din[6], din[7]);
5  or(do1[1], din[2], din[3], din[6], din[7]);
6  or(do2[2], din[1], din[3], din[5], din[7]);
7  endmodule
```

```
testbench.sv
           \oplus
  1 module encoder83_tb;
      reg [7:0] Din_t;
      wire D00, D01, D02;
encoder83 e1(.din(Din_t), .do0(D00), .do1(D01), .do2(D02));
         initial
              Din_t = 8'b00000000; #10;
  7
8
              Din_t = 8'b00000001; #10;
              Din_t = 8'b00000010; #10;
              Din_t = 8'b00000011; #10;
             Din_t = 8'b00000100; #10;
Din_t = 8'b00000101; #10;
 11
12
              Din_t = 8'b00000110; #10;
 13
              Din_t = 8'b00000111; #10;
         end
 15
       initial
 16
 17
         begin
           $dumpfile("dump.vcd");
 18
           $dumpvars(1);
 19
         end
 20
 21 endmodule
```