
01/11/2022 21BCP359


Lab 10: Flip Flops Conversion

Question 1: Modify the S-R flip flop created in last lab into JK flip flop. Verify the functionality of J-K flip flop using suitable Testbench.



Conversion Expression: S = J'Q and R = KQ

```
design.sv
                                                                                                        \oplus
testbench.sv +
                                                                                              1 module flop(input clk,J,K,rst, output Q);
2 reg ff1,ff2;
     module FLOP();
        reg clk,J,K,rst;
        wire Q;
                                                                                                     always @(rst) begin
                                                                                                        ff1 <= 1'b0;
ff2 <= 1'b0;
        \label{eq:flow_f_1} \begin{split} \text{flop } f\_1(.\text{clk}(\text{clk}),.\text{J}(\text{J}),.\text{K}(\text{K}),.\text{rst}(\text{rst}),.\text{Q}(\text{Q})); \end{split}
     initial begin
        c1k=0;
                                                                                                     always @(posedge clk) begin
  if (!rst) begin
  if (J==1 && K==0) begin
    ff1 <= 1'b1;</pre>
        J=0;
       K=0:
                                                                                             10
                                                                                              11
        rst=1:
 12 end
                                                                                                            end
        initial forever #10 clk=~clk;
initial forever #20 J=~J;
initial forever #40 K=~K;
                                                                                                            else if (J==0 && K==1) begin
                                                                                                               ff1 <= 1'b0;
                                                                                              16
        initial forever #160 rst=~rst;
 17
18
                                                                                                            else if (J==1 \&\& K==1) begin
                                                                                                               ff1 <=~ff1;
        initial begin
#800 $finish;
                                                                                                            end
 20
21
22
                                                                                                            else begin
                                                                                             20
                                                                                                               ff1 <=ff1;
        initial begin
  $dumpfile("flop.vcd");
  $dumpvars;
                                                                                                            end
                                                                                                         end
                                                                                                     end
        end
                                                                                                     assign Q=ff1;
 27 endmodule
                                                                                             26 endmodule
```



Question 2: Develop the behavioural Verilog module of D flip-flop, converting it from a J-K flip flop. You may utilize if-else statements to develop your Verilog code. Verify the functionality via a suitable test bench code.

Conversion Table				
Input	Outputs Qp Qp+1		J-K Inputs	
0	0	0	0	Х
0	1	0	×	1
1	0	1	1	X
1	1	0	×	0
	Input 0 0 1 1 1	T	Input Outputs Qp Qp+1	Input Outputs J-K I J P J

Conversion Table

01/11/2022 21BCP359

Conversion Expression: J = D and K = D'

```
testbench.sv
          \oplus
  1 module tb_jkff
      reg clk=0;
      rreg d=0;
      reg reset=1;
                                                design.sv
                                                         \oplus
      wire q, qnot;
                                                  1 module jkff (input reset, input clk, input
      jkff dut(reset, clk, d, q, qnot);
                                                    d, output reg q, output qnot);
                                                      wire j,k;
      initial
 10
                                                      assign qnot = \sim q;
                                                  3
 11
        begin
                                                      assign j=d;
 12
          $dumpfile("dump.vcd);
                                                  4
          $dumpvars(1);
                                                  5
                                                       assign k = \sim d;
 13
          d = 1'b0;
                                                      always @(posedge clk)
 14
                                                  6
          reset 1'b0;
                                                         if(reset) q<=1'b0; else
 15
                                                  7
 16
                                                           case({d})
                                                  8
          #25
 17
                                                  9
                                                             2'b0 : q<=1'b0;
          $finish;
 18
                                                             2'b1 : q<=1'b1;
                                                 10
         end
 19
                                                           endcase
                                                 11
      always #1 clk = \simclk;
 20
                                                 12 endmodule
 21 endmodule
```

```
clk d q qnot reset
```

Question 3: Develop a behavioural Verilog module for JK flip flop using case statements. Modify it to act like a T flip flop. Validate the modification via a suitable test bench.

Conversion Expression: J = T and K = T

