

**SCHOOL OF TECHNOLOGY**

**PANDIT DEENDAYAL ENERGY UNIVERSITY**

**GANDHINAGAR, GUJARAT**

**INDEX**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Sr. No.** | **Name of Experiment** | **Pg. No.** | **Date** | **Sign** |
| **1** | Basic GATE operations |  | 02/08/2022 |  |
| **2** | Introduction to Verilog |  | 16/08/2022 |  |
| **3** | Implementation of Structural & Behavioural Verilog Code |  | 23/08/2022 |  |
| **4** | Design a Half Adder, and Full Adder using Half Adder |  | 30/08/2022 |  |
| **5** | Design a Half Subtractor, Full Subtractor using Half Subtractors |  | 06/09/2022 |  |
| **6** | Designing of Multiplexer, Demultiplexer, Decoder, Encoder |  | 13/09/2022 |  |
| **7** | Application of Decoder, Recap of Logisim |  | 04/10/2022 |  |
| **8** | Sequential Circuits: Latch and SR flip flop |  | 11/10/2022 |  |
| **9** | Flip flops (JK, D, T) |  | 18/10/2022 |  |
| **10** | Flip flops Conversion |  | 01/11/2022 |  |