

BIRZEIT UNIVERSITY

Faculty of Engineering & Technology Electrical &
Computer Engineering Department

Computer Architecture

Project II

Simple Multicycle RISC Processor

Prepared by:	Shahd Arda	1211034	Dr. Ayman 2
	Mohammad Salameh	1212109	Dr. Ayman 2
	Mai Beitnoba	1210260	Dr. Aziz 1

Date: 6/20/2024.

Abstract

This report covers the design and verification of a simple pipelined RISC processor implemented in Verilog. The processor, which uses a 16-bit instruction and word size, includes eight 16-bit general-purpose registers and a 16-bit program counter (PC). It supports four instruction types: R-type, I-type, J-type, and S-type, and employs separate data and instruction memories with byte-addressable, little-endian format.

The design process involved writing RTL code for each instruction, constructing the data path, and determining the necessary control signals. Boolean equations for control signals were developed, followed by writing and testing the Verilog code. Verification was done using a detailed testbench and simulation tools, ensuring the processor's functional correctness and confirming the successful execution of all instruction types within the pipelined architecture.

Contents

Abstract	I
Contents	II
Table Of Figures:	IV
Tables Content:	VI
Theory	1
RISC and CISC in Computer Organization	1
Advantages of RISC	1
Multicycle processor	1
Pre-implementation.....	3
Register-Transfer Level (RTL)	3
Datapath Implementation.....	6
Detailed description of the data path.....	7
PC MUX	7
Program Counter (PC)	7
Instruction memory	7
The Instruction Register.....	8
RA MUX.....	8
RB MUX.....	8
WR MUX.....	8
Register File	8
Immediate Extender	9
ALU MUX	9
ALU	9
Memory Address MUX	9
Memory Data MUX.....	9
Data Memory	10
Extender 2	10
Write Back MUX.....	10
Control signals design.....	11
Register Write Signal	13
Extension I signals	13
ALU source signal	14

Read Write Memory Signals.....	14
ALU operation	14
RA source.....	15
RB source.....	15
RD source.....	15
Data Memory input signals	15
Write back signal	15
Extension II signals.....	16
PC source	16
State Diagram.....	16
Simulation And Testing:	18
1-Register File module:.....	18
4-to-1 Multiplexer Module (mux4):.....	18
Memory Module:	20
ALU MODULE:	21
ADDER MODULE:	23
Extender (11 bit or 8 bit) Module:	23
Extender (8 bit) Module:	24
Instruction Memory:	24
PARAMETERS:	25
MUX 4-1 (16 BIT):.....	25
PC MODULE:	26
Clock Generator Module:	27
Control Signal Unit:	27
Processor Module:	30
WAVE FORMS:.....	32
OPCODE WAVEFORMS:	36
Conclusion:	49
References.....	50

Table Of Figures:

1. Figure 1, DataPath Implementation	7
2. Figure 2, PC MUX	7
3. Figure 3, PC	7
4. Figure 4, INSTRUCTION MEMORY.....	7
5. Figure 5, INST REG.....	8
6. Figure 6, RA SOURCE MUX.....	8
7. Figure 7, RB Source MUX	8
8. Figure 8, Reg Destination MUX.....	8
9. Figure 9, REG FILE.....	8
10. Figure 10, EXTENDER	9
11. Figure 11, ALU Operands MUX	9
12. Figure 12, ALU	9
13. Figure 13, Memory Address MUX.....	9
14. Figure 14, Memory Data MUX	9
15. Figure 15, Data Memory	10
16. Figure 16, 2nd Extender.....	10
17. Figure 17, WRITE BACK SRC MUX	10
18. Figure 18:detailed Block Diagram.....	11
19. Figure 19, Reg File Module	18
20. Figure 20, 4to1 Mux Module	18
21. Figure 21, 2to1 Mux Module	19
22. Figure 22, Memory Module	20
23. Figure 23, Memory Module TestBench.....	21
24. Figure 24, ALU MODULE	21
25. Figure 25, ALU TestBench.....	22
26. Figure 26, Adder Module.....	23
27. Figure 27, Extender Module	23
28. Figure 28, 2nd Extender Module	24
29. Figure 29, INSTRUCTION MEMORY.....	24
30. Figure 30, Parameters	25
31. Figure 31, 16 bit 4-1 MUX	25
32. Figure 32, PC Module.....	26
33. Figure 33, PC Test Bench.....	26
34. Figure 34, Clock Generator Module	27
35. Figure 35, Control Unit 1.....	27
36. Figure 36, Control Unit 2.....	28
37. Figure 37, Control Unit 3.....	28
38. Figure 38, Control Unit 4.....	29
39. Figure 39, Control Unit TestBench.....	29
40. Figure 40, Processor 1.....	30
41. Figure 41, Processor 2.....	30

42. Figure 42, Processor 3.....	31
43. Figure 43, Add Instr CU WF	32
44. Figure 44, ANDI CU WF.....	32
45. Figure 45, BGT WF CU.....	33
46. Figure 46, BGTZ CU WF	33
47. Figure 47, CALL CU WF	34
48. Figure 48, JUMP CU WF	34
49. Figure 49, RETURN CU WF.....	35
50. Figure 50, LW WAVEFORM CU	35
51. Figure 51, SV WV CU.....	36
52. Figure 52:ADDI instruction wave form.....	36
53. Figure 53:ANDI instruction wave form.....	37
54. Figure 54:ADD instruction wave form	38
55. Figure 55:SUB instruction wave form.....	38
56. Figure 56:AND instruction wave form	39
57. Figure 57:LW instruction wave form	40
58. Figure 58:SW instruction wave form.....	41
59. Figure 59:LBu instruction wave form.....	42
60. Figure 60:LBs instruction wave form	43
61. Figure 61:PC changes due to Branches instruction wave form	44
62. Figure 62:JMP instruction wave form	45
63. Figure 63:Call instruction wave form	46
64. Figure 64:RET instruction wave form	47
65. Figure 65:SV instruction wave form.....	48

Tables Content:

66. Table 1, Structure of Types.....	6
67. Table 2, Control Signals Design Table, Part(1)	12
68. Table 3, Control Signals Design Table, Part(2)	13
69. Table 4, Control Signals Design Table, Part(3)	13

Theory

RISC and CISC in Computer Organization

CISC (Complex Instruction Set Computer) processors are designed to execute a wide range of instructions, enabling them to perform functions in the most efficient way possible. CISC architecture allows each instruction to perform multiple low-level operations, such as memory storage, memory loading, and arithmetic calculations, all within a single instruction. This design minimizes the number of instructions per program by incorporating complex instructions that can execute several steps or address various modes in one command.[1]

RISC (Reduced Instruction Set Computer) is a type of microprocessor architecture that employs a small, highly-optimized set of instructions. This is in contrast to the highly-specialized set of instructions typically found in other architectures, such as Complex Instruction Set Computing (CISC). RISC is widely regarded as one of the most efficient CPU architecture technologies available today.[2]

The RISC architecture is based on the design principle of simplified instructions that perform fewer operations but can be executed more rapidly. This approach leads to improved performance by allowing for faster execution of instructions. A key feature of RISC is its ability to increase the register set and enhance internal parallelism. This is achieved by increasing the number of parallel threads executed by the CPU and boosting the speed of instruction execution.[2]

An example of RISC architecture is the ARM (Advanced RISC Machine) family, developed by Arm Ltd. ARM processors are prevalent in smartphones, tablets, laptops, gaming consoles, desktops, and an expanding array of other intelligent devices.[2]

Advantages of RISC

RISC processors offer several key advantages due to their design. First, they use a smaller set of simple instructions, which simplifies decoding and allows for quick execution, resulting in faster processing times. This simpler instruction set enables RISC processors to execute instructions more rapidly than their CISC counterparts. Additionally, RISC processors are known for their lower power consumption, making them an ideal choice for portable devices where energy efficiency is crucial.[3]

Multicycle processor

A multi-cycle data path breaks down instructions into separate steps, each taking a single clock cycle. This approach reduces the average instruction time and allows each functional unit to be reused within an instruction as long as it occurs in different clock cycles. Consequently, it minimizes the amount of hardware needed, enhancing efficiency.

The multi-cycle data path operates through the following stages:

➤ **Fetch Instruction:**

The instruction stored in memory is fetched into the control unit of the CPU. This is done by

supplying the memory with the address of the instruction, enabling the CPU to retrieve the required data.

➤ **Decode (Interpret Instruction):**

The control unit decodes the fetched instruction to determine the sequence of operations required for execution. This step involves interpreting the instruction's opcode and operands to prepare for the subsequent actions.

➤ **Execute:**

The processor performs the operations specified by the instruction. This may involve arithmetic or logical operations, control flow changes, or other computations.

➤ **Memory Access:**

If the instruction requires reading from or writing to memory, this step accesses the memory. For example, a load instruction would read data from memory, while a store instruction would write data to memory.

➤ **Register Write:**

The results of the executed instruction are written back to the appropriate register. This step ensures that the outcomes of computations or data retrievals are stored for future use.

By breaking instructions into these discrete steps, the multi-cycle data path enhances the efficiency and flexibility of the processor, leading to improved overall performance.[4]

Pre-implementation

The pre-implementation stage was crucial for correctly understanding the problem and laying a solid foundation for the processor design. Initially, the RTL implementation for each instruction was written to determine the required operands for each stage. This step was instrumental in formulating the state diagram and designing the data path.

Following the RTL implementation, the data path was drawn. This visual representation facilitated the writing of the Verilog code, showing how to connect components and manage each instruction using multiplexers to select the correct inputs. This process also helped identify the necessary control signals.

Subsequently, control signals for each instruction were determined, and Boolean expressions for each signal were formulated. This ensured accurate control logic to guide the data path components during execution.

Finally, the state diagram was developed to decide the progression through stages for each instruction. This comprehensive pre-implementation process ensured a clear understanding of the design requirements and streamlined the implementation phase.

Register-Transfer Level (RTL)

The following is how each instruction's RTL implementation was written:

1.	AND	R-Type	$\text{Reg}(\text{Rd}) = \text{Reg}(\text{Rs1}) \& \text{Reg}(\text{Rs2})$	0000
2.	ADD	R-Type	$\text{Reg}(\text{Rd}) = \text{Reg}(\text{Rs1}) + \text{Reg}(\text{Rs2})$	0001
3.	SUB	R-Type	$\text{Reg}(\text{Rd}) = \text{Reg}(\text{Rs1}) - \text{Reg}(\text{Rs2})$	0010
<ul style="list-style-type: none">• IF: Instruction $\leftarrow \text{MEM}[\text{PC}]$, $\text{pc} = \text{pc}+2$• ID: $\text{data1} \leftarrow \text{Reg}(\text{rs1})$, $\text{data2} \leftarrow \text{Reg}(\text{rs2})$• EX: $\text{ALU_result} \leftarrow \text{OPCODE}(\text{data1}, \text{data2})$• WB: $\text{Reg}(\text{rd}) \leftarrow \text{ALU_result}$				
4.	ADDI	I-Type	$\text{Reg}(\text{Rd}) = \text{Reg}(\text{Rs1}) + \text{Imm}$	0011 (signed)
5.	ANDI	I-Type	$\text{Reg}(\text{Rd}) = \text{Reg}(\text{Rs1}) + \text{Imm}$	0100 (unsigned) <ul style="list-style-type: none">• IF: Instruction $\leftarrow \text{MEM}[\text{PC}]$, $\text{pc} = \text{pc}+2$• ID: $\text{data1} \leftarrow \text{Reg}(\text{rs1})$, $\text{data2} \leftarrow \text{Extend}(\text{imm}11)$• EX: $\text{ALU_result} \leftarrow \text{OPCODE}(\text{data1}, \text{data2})$• WB: $\text{Reg}(\text{rd}) \leftarrow \text{ALU_result}$
6.	LW	I-Type	$\text{Reg}(\text{Rd}) = \text{Mem}(\text{Reg}(\text{Rs1}) + \text{Imm})$	0101
7.	LBu	I-Type	$\text{Reg}(\text{Rd}) = \text{Mem}(\text{Reg}(\text{Rs1}) + \text{Imm})$	0110 0 (unsigned)
8.	LBs	I-Type	$\text{Reg}(\text{Rd}) = \text{Mem}(\text{Reg}(\text{Rs1}) + \text{Imm})$	0110 1 (signed) <ul style="list-style-type: none">• IF: Instruction $\leftarrow \text{MEM}[\text{PC}]$, $\text{pc} = \text{pc}+2$• ID: $\text{data1} \leftarrow \text{Reg}(\text{rs1})$, $\text{data2} \leftarrow \text{Extend}(\text{imm}11)$• EX: $\text{ALU_result} \leftarrow \text{ADD}(\text{data1}, \text{data2})$• M: $\text{memo_out} \leftarrow \text{MEM}[\text{ALU_result}]$• Wb: $\text{Reg}(\text{rd}) \leftarrow \text{memo_out}$

9.	SW	I-Type	Mem (Reg (Rs1) + Imm) = Reg (Rd)	0111
			<ul style="list-style-type: none"> IF: Instruction \leftarrow MEM[PC], pc = pc+2 ID: data1 \leftarrow Reg(rs1), data2 \leftarrow Extend(imm11) EX: ALU_result \leftarrow ADD (data1, data2) M: data \leftarrow rd, address \leftarrow ALU_result 	
10.	BGT	I-Type	if (Reg(Rd) > Reg(Rs1))	1000 0
			<p style="text-align: center;">Next PC = PC + sign_extended (Imm11) else PC = PC + 2</p>	
11.	BGTZ	I-Type	if (Reg (Rd) > Reg (0)) Next PC = PC + sign_extended (Imm) else PC = PC + 2	1000 1
			<ul style="list-style-type: none"> IF: Instruction \leftarrow MEM[PC] ID: data1 \leftarrow Reg(rd), data2 \leftarrow Reg(rs2) Negative, zero \leftarrow subtract (data1, data2) <p style="text-align: center;">if (N == 0 && V == 0 && Z=0) Next_PC = PC + sign_extend (Imm11) else PC = PC + 2</p>	
			BGTZ \rightarrow RS=R0	
12.	BLT	I-Type	if (Reg (Rd) < Reg (Rs1)) Next PC = PC + sign_extended (Imm) else PC = PC + 2	1001 0
13.	BLTZ	I-Type	if (Reg (Rd) < Reg(R0)) Next PC = PC + sign_extended (Imm) else PC = PC + 2	1001 1
			<ul style="list-style-type: none"> IF: Instruction \leftarrow MEM[PC] ID: data1 \leftarrow Reg(rd), data2 \leftarrow Reg(rs2) Negative, zero \leftarrow subtract (data1, data2) if (N == 1 && V == 0 && Z==0) <p style="text-align: center;">Next_PC = PC + sign_extend (Imm) else PC = PC + 2</p>	
			BLTZ \rightarrow RS=R0	

14. BEQ I-Type if (Reg (Rd) == Reg (Rs1)) 1010 0

Next PC = PC + sign_extended (Imm)

else PC = PC + 2

15. BEQZ I-Type if (Reg (Rd) == Reg (R0)) 1010 1

Next PC = PC + sign_extended (Imm)

else PC = PC + 2

- IF: Instruction \leftarrow MEM[PC]
- ID: data1 \leftarrow Reg(rd), data2 \leftarrow Reg(rs2)
- Negative, Zero \leftarrow subtract (data1, data2)
- if (Z == 1)
PC = PC + sign_extend (Imm)

else PC = PC + 2

BEQZ \rightarrow RS=R0

16. BNE I-Type if (Reg (Rd) != Reg (Rs1)) 1011 0

Next PC = PC + sign_extended (Imm)

else PC = PC + 2

17. BNEZ I-Type if (Reg (Rd) != Reg (Rs1)) 1011 1

Next PC = PC + sign_extended (Imm)

else PC = PC + 2

- IF: Instruction \leftarrow MEM[PC]
- ID: data1 \leftarrow Reg(rd), data2 \leftarrow Reg(rs2)
- Negative, zero \leftarrow subtract (data1, data2)
- if (Z == 0)
PC = PC + sign_extend (Imm)

else PC = PC + 2

BNEZ \rightarrow RS=R0

18. JMP J-Type Next PC = {PC [15:13], Immediate,0} 1100

- IF: Instruction \leftarrow MEM[PC]

- $PC \leftarrow PC[15:13] \parallel address12 \parallel '0'$
19. CALL J-Type Next PC = {PC [15:12], Immediate} PC + 2 is saved on r7 1101
- IF: Instruction \leftarrow MEM[PC]
 - $PC \leftarrow PC[15:13] \parallel address12 \parallel 0$
 - $r7 \leftarrow PC+2$
20. RET J-Type Next PC = R7 1110
- IF: Instruction \leftarrow MEM[PC]
 - ID: Rs = R7
 - Pc=R7
21. Sv S-Type M[rs1] = imm 1111
- IF: Instruction \leftarrow MEM[PC]
 - ID: Rs
 - M: address \leftarrow Rs, data_in \leftarrow ext (imm)

Datapath Implementation

Prior to implementing the data path, it was essential to comprehend the format of each instruction. The table below shows the structure for each type of instruction:

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R-type	op	op	op	op	rd	rd	rd	Rs1	Rs1	Rs1	Rs2	Rs2	Rs2	U	U	U
I-type	op	op	op	op	m	rd	rd	rd	rs	rs	rs	im	im	im	im	im
J-type	op	op	op	op	im	im	im	im	im	im	im	im	im	im	im	im
S-type	op	op	op	op	rs	rs	rs	im	im	im	im	im	im	im	im	im

Table 1, Structure of Types

The table indicates that the opcode occupies 4 bits [15:12] for all instruction types. In R-type instructions, the destination register (rd) is specified by bits [11:9], and the source registers are given by rs1[8:6] and rs2[5:3], with the remaining bits being unused. For I-type instructions, there is a mode bit [11], rd is indicated by bits [10:8], rs by bits [7:5], and the immediate value by bits [4:0]. In J-type instructions, the immediate value spans bits [11:0]. In S-type instructions, the source register is indicated by bits [11:9], and the immediate value is in bits [8:0].

Additionally, it is known that certain instructions require direct access to R7 (e.g., for call and return operations) or R0 (e.g., for instructions like BGTZ and BLTZ). Based on this information, the data path shown below was constructed.





Figure 1, DataPath Implementation

Detailed description of the data path

This datapath is divided into several stages, allowing it to function in a multi-cycle manner: Instruction Fetch (IF), Instruction Decode (ID), Execute (EXE), Memory (MEMO), and Write Back (WB). Each stage is controlled by a specific enable signal (control signals will be discussed later).

The datapath comprises several components, including the PC register, instruction register, instruction memory, data memory, extender, multiplexers (MUXes), and ALU. Each of these components will be discussed in detail below.


PC MUX



This multiplexer (MUX) is designed to select the appropriate PC address based on the opcode. For instance, the default selection is PC+2, but if the opcode indicates a RET instruction, it will select the value from R7. Therefore, a control signal (PCS_{rc}) is necessary to manage this selection.

Figure 2, PC MUX


Program Counter (PC)



The PC register holds the address of the next instruction to be fetched from instruction memory. It is updated at the beginning of each IF cycle to point to the next instruction address.

Figure 3, PC

Instruction memory



The Instruction Memory stores the program instructions to be executed by the processor. During the Instruction Fetch (IF) stage, the address held in the PC (Program Counter) register is used to fetch the corresponding instruction from the Instruction Memory. This instruction is then stored in the instruction register and passed to the Instruction Decode (ID) stage. The Instruction Memory ensures that the correct instructions are retrieved efficiently, enabling the processor to execute the program.

Figure 4, INSTRUCTION MEMORY

The Instruction Register



 The Instruction Register captures and holds the fetched instruction from the Instruction Memory during the Instruction Fetch (IF) stage. This register ensures that the instruction is stable and available for the next stage, Instruction Decode (ID). It acts as a buffer to prevent any changes in the fetched instruction before it is fully decoded and executed.

Figure 5, INST REG

After fetching the instruction, it will be divided based on the information required and connected via wires to serve as inputs for other components.


RA MUX



This multiplexer (MUX) determines the address of the first output of the register file (RA). It selects between part [8:6] of the instruction (RS1) for R-type instructions, part [7:5] (RS) for I-type instructions, part [11:9] (RS) for S-type instructions, or the special case value 3'b111 for the RET instruction. Consequently, a 2-bit selection line is required, which will be generated by the control unit based on the opcode.

Figure 6, RA SOURCE MUX


RB MUX



Similarly, the RB MUX determines the address of the second output of the register file. It selects between part [5:3] (RS2) for R-type instructions, part [10:8] (RD) for I-type instructions, and the special case value 3'b000 for the BGTZ, BLTZ, BEQZ, and BNEZ instructions. This MUX also requires a 2-bit selection line, which will be generated by the control unit.

Figure 7, RB Source MUX


WR MUX



The WR MUX selects the address of the register that will be written to. It chooses between part [11:9] (RD) for R-type instructions, part [10:8] (RD) for I-type instructions, or the special case value 3'b111 for CALL instructions. This MUX also requires a 2-bit selection line, which also will be generated by the control unit.

Figure 8, Reg Destination MUX

Register File



The Register File consists of eight 16-bit general-purpose registers. It has two read buses (A and B) and one write bus, allowing simultaneous reading from two registers and writing to one register. A write enable signal, generated by the control unit, controls whether data is written to the register file during the Write Back (WB) stage.

Figure 9, REG FILE

Immediate Extender



Figure 10, EXTENDER

The Immediate Extender takes part [8:0] of the instruction and processes it based on the opcode. For I-type instructions, it operates on the least significant 5 bits. If the instruction is a logical operation (such as ANDI), it extends the immediate value with zeros from 5 bits to 16 bits. For arithmetic operations, it performs sign extension. For S-type instructions, the extender works with the entire 9 bits, performing sign extension.

This component can be viewed as three separate extenders combined into one: one for I-type unsigned, one for I-type signed, and one for S-type signed extensions.

The extender requires two control signals: one to determine the instruction type and the other to decide whether the extension should be signed or unsigned.

ALU MUX




Figure 11, ALU Operands MUX

This multiplexer selects the appropriate ALU operand based on the opcode. It either chooses the extended immediate value (the extender output) or takes the value from bus B (the register file output). It requires a one-bit selection line, which will be generated by the control unit.

ALU




Figure 12, ALU

This ALU takes two inputs and has a 2-bit selection line that determines the operation to perform based on the opcode. It can execute four operations: AND, ADD, SUB, and SUB inverse. Additionally, it generates flags for zero, negative, and overflow conditions.

Memory Address MUX




Figure 13, Memory Address MUX

This multiplexer selects the memory address input based on the opcode, choosing either the ALU result or the first output from the register file (A value). It requires a one-bit selection line to perform this operation.

Memory Data MUX




Figure 14, Memory Data MUX

This multiplexer selects the memory data input based on the opcode, choosing either the second output from the register file (Bus B value) or the extended immediate. It requires a one-bit selection line to make this choice.

Data Memory

The data memory module, labeled as "DATA MEMO" in the diagram, is a crucial component in the processor's architecture, responsible for storing and retrieving data required during program execution. This module interacts with several input and output signals to perform its functions efficiently.

The module receives an address input (memoADD), which specifies the memory location from which data is to be read or to which data is to be written. Alongside the address input, the data input (data_in) line receives data that is to be written into the memory at the specified address.




Figure 15, Data Memory

Control signals play an essential role in determining the memory operations. The Memory Write (MWR) control signal indicates when a write operation should occur. When this signal is active, data from the data_in line is written to the specified address in the memory. Conversely, the Memory Read (MRD) control signal indicates when a read operation should be performed. When active, data from the specified address is read and outputted.

The output from the data memory module is carried by the memory output (memoOut) line. This output provides the data read from the memory, which is then used by other parts of the processor.

Extender 2



Figure 16, 2nd Extender

This extender module processes the output of the data memory when enabled. It takes the first 8 bits (a byte) and extends them to 16 bits. The extension can be either signed or unsigned, depending on the opcode and a mode bit. The operation of this extender requires two control signals, which are generated by the control unit (CU).

Write Back MUX




Figure 17, WRITE BACK SRC MUX

This multiplexer selects the appropriate data to be written to the register file. It chooses between the ALU result, the data read from the data memory, or the PC value. The output wire from this multiplexer serves as the input wire to the write bus in the register file, ensuring that the correct data is written based on the current operation. It also needs 2-bit selection line.




Figure 18:detailed Block Diagram

Control signals design

After designing the data path and understanding the requirements for the control unit, we carefully determined the value of each control signal for every instruction. This detailed process was crucial for developing the Boolean expressions that define the control logic. By analyzing the requirements of each instruction, we specified the exact values needed for all control signals as shown in the tables below.

	Op	RegWr	ExtOp	Ext Signed/Unsigned	ALUSrc	MemRD	MemWR	ALUOp1	ALUOp2	RASrc1	RASrc2
AND	0	1	x	x	Rs2	0	0	0	0	0	0
ADD	1	1	x	X	Rs2	0	0	0	1	0	0
SUB	10	1	x	X	Rs2	0	0	1	0	0	0
ADDI	11	1	I-type	Signed	IMM	0	0	0	1	0	1
ANDI	100	1	I-type	unsigned	IMM	0	0	0	0	0	1
LW	101	1	I-type	Signed	IMM	1	0	0	1	0	1
LBu	110	1	I-type	Signed	IMM	1	0	0	1	0	1
LBs	110	1	I-type	Signed	IMM	1	0	0	1	0	1
SW	111	0	I-type	Signed	IMM	0	1	0	1	0	1

BGT	1000	0	I-type	Signed	RS2	0	0	1	1	0	1
BGTZ	1000	0	I-type	Signed	RS2	0	0	1	1	0	1
BLT	1001	0	I-type	Signed	RS2	0	0	1	1	0	1
BLTZ	1001	0	I-type	Signed	RS2	0	0	1	1	0	1
BEQ	1010	0	I-type	Signed	RS2	0	0	1	1	0	1
BEQZ	1010	0	I-type	Signed	RS2	0	0	1	1	0	1
BNE	1011	0	I-type	Signed	RS2	0	0	1	1	0	1
BNEZ	1011	0	I-type	Signed	RS2	0	0	1	1	0	1
JMP	1100	0	x	X	X	0	0	X	x	X	x
CALL	1101	1	x	X	X	0	0	X	x	X	x
RET	1110	0	x	X	X	0	0	X	x	1	1
Sv	1111	0	S-type	Signed	x	0	1	x	x	1	0

Table 2, Control Signals Design Table, Part(I)

	Op	RBSrc1	RBSrc2	RDSrc1	RDSrc2	Address InMemo	Data_in	WBMUX1	WBMUX2	EnExt	s/u
AND	0	0	0	0	0	X	X	0	0	X	x
ADD	1	0	0	0	0	X	X	0	0	X	x
SUB	10	0	0	0	0	X	X	0	0	X	x
ADDI	11	X	x	0	1	X	X	0	0	X	x
ANDI	100	X	x	0	1	X	X	0	0	X	x
LW	101	X	x	0	1	ALU	X	0	1	0	x
LBu	110	x	x	0	1	ALU	X	0	1	1	U
LBs	110	x	x	0	1	ALU	x	0	1	1	S
SW	111	0	1	X	x	ALU	RB	X	x	X	X
BGT	1000	0	1	x	x	x	x	X	x	X	X
BGTZ	1000	1	0	x	x	x	x	X	x	X	X
BLT	1001	0	1	x	x	x	x	X	x	X	X
BLTZ	1001	1	0	x	x	x	x	X	x	X	X
BEQ	1010	0	1	x	x	x	x	X	x	X	X
BEQZ	1010	1	0	x	x	x	x	X	x	X	X
BNE	1011	0	1	x	x	x	x	X	x	X	X
BNEZ	1011	1	0	x	x	x	x	X	x	X	X
JMP	1100	X	x	X	x	X	X	X	x	X	X

CALL	1101	X	x	1	0	X	X	1	0	X	X
RET	1110	X	x	X	x	X	X	X	x	X	X
Sv	1111	x	x	x	x	RA	IMM	x	x	x	x

Table 3, Control Signals Design Table, Part(2)

	op	z-flag	v-flag	n-flag	PCSrc1	PCSrc2
	0-7	x	x	x	0	0
BGT	1000	0	0	0	0	1
	1000	else above line			0	0
BLT	1001	0	0	1	0	1
	1001	else above line			0	0
BEQ	1010	1	0	0	0	1
	1010	else above line			0	0
BNE	1011	0	0	x	0	1
	1011	else above line			0	0
JUMP	1100	x	x	x	1	0
CALL	1101	x	x	x	1	0
RET	1110	x	x	x	1	1
SV	1111	x	x	x	0	0

Table 4, Control Signals Design Table, Part(3)

Now, we're ready to find the Boolean equations for each control signal.

Register Write Signal

The RegWr signal determines whether data should be written to the register file. It is set to 1 for instructions that require writing to the register file and 0 for those that do not.

$$\text{RegWr} = \text{AND} + \text{ADD} + \text{SUB} + \text{ADDI} + \text{andi} + \text{LW} + \text{LB} + \text{CALL}$$

0 → don't write on the register file.

1 → write on the register file.

Extension I signals

The EXT OP signal determines whether the opcode is I-type or S-type. If the opcode is S-type, the least significant 9 bits are sign-extended. If it is I-type, the extension depends on whether the opcode represents a logical operation or not.

$$\text{EXT OP} = \sim \text{Sv}$$

0 → S-type (sign-extend the least 9 bits).

1 → I-type (check EXT s/u for further extension rules).

EXT s/u Signal: The EXT s/u signal checks if the opcode is logical. If it is ADDI, the least significant 5 bits are unsigned-extended. Otherwise, the least significant 5 bits are sign-extended.

EXT s/u = ~ADDI

0 → Unsigned extension.

1 → Signed extension.

ALU source signal

The ALUSrc signal determines which input is provided to the ALU based on the opcode. It selects between the extended immediate value or the output from the register file.

ALUSrc = ADDI + ANDI + LW + LB + SW

0 → REG FILE OUT

1 → Immediate

Read Write Memory Signals

These signals control whether data memory is read from, written to, or disabled:

memRD = LW + LB

0 → don't read from memory

1 → read from memory

memWR = SW + Sv

0 → don't write to memory

1 → write to memory

ALU operation

This signal dictates the operation that the ALU will execute, which includes AND, ADD, SUB, and SUBINV. It determines whether the ALU performs logical AND, addition, subtraction, or inverted subtraction operations.

ALUOP [0] = ~ (AND + SUB + ANDI)

ALUOP [1] = ~ (AND + ADD + ADDI + ANDI + LW + LB + SW)

00 → And

01 → Add

10 → Subtract

11 → inverted subtract

RA source

This signal determines the address of the first output of the register file.

RASrc [0] = ~ (AND + ADD + SUB + Sv)

RASrc [1] = RET + Sv

00 → ins [8:6]

01 → ins [7:5]

10 → ins [11:9]

11 → 3'b111

RB source

This signal determines the address of the second output of the register file.

RBSrc [0] = SW + BGT + BLT +BEQ +BNE

RBSrc [1] = BGTZ + BLTZ + BEQZ + BNEZ

00 → ins [5:3]

01 → ins [10:8]

10 → 3'b000

RD source

This signal selects the address of the register that will be written to.

RDSrc [0] = ~ (AND + ADD + SUB + CALL)

RDSrc [1] = CALL

00 → ins [11:9]

01 → ins [10:8]

10 → 3'b111

Data Memory input signals

The memory address signal specifies the location in memory where data will be written, while the data input signal specifies the actual data that will be written into that memory location.

AddressInMemo = ~ Sv

0 → A

1 → ALU OUTPUT

DataInMemo = SW

0 → Immediate

1 → Bus B

Write back signal

This signal specifies the data that will be written into the register file.

WB [0] = LW + LB

WB [1] = CALL

00 → ALU output

01 → Data out from memory

10 → PC + 2

Extension II signals

The signal EXTen controls whether the extension is enabled or disabled, while the signal EXTSU determines whether the extension operates in signed or unsigned mode.

EXTen = ~LW

EXTSU = mode bit

PC source

This signal selects the correct value for the Program Counter (PC)

PCSrs [0] = (BGT. ~Z. ~V. ~N) + (BLT. ~Z. ~V. N) + (BEQ. Z. ~V. ~N) + (BNE. ~Z. ~V) + RET

PCSrs [1] = JMP + CALL + RET

00 → PC + 2

01 → Branch target address

10 → Concatenated Jump


11 → R7 value

State Diagram

Before we start writing the Verilog code for the processor, it's essential to draw the state diagram for each instruction. This diagram provides a clear, visual representation of the processor's control flow, making it easier to understand the sequence of operations and how different instructions traverse through various states. The state diagram serves as a crucial reference throughout the development process, aiding in debugging and verification. By comparing the expected flow of operations as depicted in the diagram with the actual behavior of the Verilog code, we can ensure accuracy and correctness.

Each instruction type, such as R-type, load/store, branch, and jump, follows a specific path through these stages. For instance, R-type instructions perform an ALU operation between two registers in the EXE (execution) stage and write the result back to the register file in the WB (write-back) stage. Load instructions calculate the memory address in the EXE stage, fetch data from memory in the MEMO (memory) stage, and write it to a register in the WB stage. Similarly, store instructions compute the memory address in the EXE stage and write data to memory in the MEMO stage. Branch instructions evaluate conditions in the EXE stage and modify the program counter (PC) based on the result, while jump instructions directly update the PC.

Understanding this helps us determine the next stage for each instruction and identify which components to enable or disable at each step. This structured approach ensures that each instruction is processed correctly and efficiently, maintaining the overall integrity and performance of the processor.



Simulation And Testing:

First of all, we've created a separate code module with its test bench for each block in data path, then we connected all the modules with processor module.

1-Register File module:

```
1 module registerFile(
2     input wire clock,
3     input wire enable_write,
4     input wire EN,
5     input wire [2:0] RA, RB, RW,
6     input wire [15:0] BusW,
7     output reg [15:0] BusA, BusB,
8 );
9
10    reg [15:0] registers_array [7:0];
11
12    always @ (posedge clock) begin
13        if(EN)
14            BusA <= registers_array[RA];
15        BusB <= registers_array[RB];
16    end
17
18
19
20
21    always @ (posedge clock) begin
22        if (enable_write && RW != 3'b000 && EN) begin
23            registers_array[RW] <= BusW;
24        end
25    end
26
27
28    initial begin
29        registers_array[0] <= 16'h0000;
30        registers_array[1] <= 16'h0000;
31        registers_array[2] <= 16'h0000;
32        registers_array[3] <= 16'h0000;
33        registers_array[4] <= 16'h0000;
34        registers_array[5] <= 16'h0000;
35        registers_array[6] <= 16'h0000;
36        registers_array[7] <= 16'h0000;
37    end
38
39 endmodule
```

Figure 19, Reg File Module

Register File module have clock, enable_write, RA, RB, RW, BusW as inputs and BusA, BusB as outputs.

Also there is a registers array that represents the number of registers (8 registers (16 bit) as required).

The EN input controls the ID stage, if the EN is set, then the reg file module will be enabled and we can take values for BusA and BusB through registers array[RA] or [RB].

Also if the enable_write is set which is we have to write at destination register so the registers_array[RW] will take BusW value.

The registers array values initiated with zero.

4-to-1 Multiplexer Module (mux4):

```
1 module mux4(input [2:0] d0, d1, d2, d3,
2     input [1:0] s,
3     output reg [2:0] y);
4
5     always @(*)
6     case(s)
7         2'b00: y <= d0;
8         2'b01: y <= d1;
9         2'b10: y <= d2;
10        2'b11: y <= d3;
11    endcase
12 endmodule
13
14
15 |
```

Figure 20, 4to1 Mux Module

This code defines a 4-to-1 multiplexer module in Verilog. The module has the following components:

Inputs are d0, d1, d2, d3: 3-bit input data lines,

s: 2-bit select signal.

Output: y: 3-bit output data line.

Functionality:

The output y is determined by the select signal s. Depending on the value of s, one of the input data lines (d0, d1, d2, d3) is assigned to the output y.

The always block is sensitive to changes in s or any of the input data lines, and it uses a case statement to assign the appropriate input to y.

2-to-1 Multiplexer Module (mux2):

```
1 module mux2(input [15:0] d0, d1,
2             input s,
3             output [15:0] y);
4             assign y = s ? d1 : d0;
5 endmodule
6
7
8 module tb_mux2to1;
9
10 reg [15:0] a;
11 reg [15:0] b;
12 reg sel;
13 wire [15:0] y;
14
15
16 mux2 mux2to1 (a,b,sel,y);
17
18
19 initial begin
20
21
22 // Test case 1: sel = 0
23 a = 16'h0000; b = 16'hFFFF; sel = 0; #10; // Expected output: y = 0000
24 a = 16'h1234; b = 16'h5678; sel = 0; #10; // Expected output: y = 1234
25 a = 16'hABCD; b = 16'hEF01; sel = 0; #10; // Expected output: y = ABCD
26 a = 16'hFFFF; b = 16'h0000; sel = 0; #10; // Expected output: y = FFFF
27
28 // Test case 2: sel = 1
29 a = 16'h0000; b = 16'hFFFF; sel = 1; #10; // Expected output: y = FFFF
30 a = 16'h1234; b = 16'h5678; sel = 1; #10; // Expected output: y = 5678
31 a = 16'hABCD; b = 16'hEF01; sel = 1; #10; // Expected output: y = EF01
32 a = 16'hFFFF; b = 16'h0000; sel = 1; #10; // Expected output: y = 0000
33
34 // End simulation
35 $finish;
36 end
37
38 endmodule
```

Figure 21, 2to1 Mux Module

This code defines a 2-to-1 multiplexer module in Verilog. The module has the following components:

Inputs:

d0, d1: 16-bit input data lines.
s: 1-bit select signal.

Output:

y: 16-bit output data line.

Functionality:

The output y is determined by the select signal s. If s is 0, y is assigned the value of d0; if s is 1, y is assigned the value of d1.

Memory Module:

```
1 module mem(
2     input clk,
3     input memRd, memWr,
4     input [15:0] address,
5     input [15:0] data_in,
6     output reg [15:0] rd,
7     input EN
8 );
9
10    reg [7:0] RAM[255:0];
11
12    initial begin
13        RAM[0] <= 8'hFF;
14        RAM[1] <= 8'hFF;
15        RAM[2] <= 8'h00;
16        RAM[3] <= 8'h05;
17        RAM[4] <= 8'h20;
18        RAM[5] <= 8'h03;
19        RAM[6] <= 8'h00;
20        RAM[7] <= 8'h0C;
21        RAM[8] <= 8'h20;
22        RAM[9] <= 8'h67;
23        RAM[10] <= 8'hff;
24        RAM[11] <= 8'hf7;
25        RAM[12] <= 8'h00;
26        RAM[13] <= 8'he2;
27        RAM[14] <= 8'h20;
28        RAM[15] <= 8'h25;
29        RAM[16] <= 8'h00;
30        RAM[17] <= 8'h64;
31        RAM[18] <= 8'h28;
32        RAM[19] <= 8'h24;
33        RAM[20] <= 8'h00;
34        RAM[21] <= 8'ha4;
35        RAM[22] <= 8'h28;
36        RAM[23] <= 8'h20;
37        RAM[24] <= 8'h10;
38        RAM[25] <= 8'ha7;
39        RAM[26] <= 8'h00;
40        RAM[27] <= 8'h0a;
41        RAM[28] <= 8'h00;
42        RAM[29] <= 8'h64;
43        RAM[30] <= 8'h20;
44
45    end
46
47    always @(posedge clk) begin
48        if (memWr && EN) begin
49            RAM[address] <= data_in[7:0];
50            RAM[address + 1] <= data_in[15:8];
51        end
52    end
53
```

This code defines a memory module in Verilog with the following components:

Inputs:

clk: Clock signal.

memRd: Control signal to read from memory.

memWr: Control signal to write to memory.

address: 16-bit address for memory access.

data_in: 16-bit data input for writing to memory.

EN: Enable signal to activate the memory module.

Output:

rd: 16-bit data output for reading from memory.

Internal Registers:

RAM: Array of 256 bytes (8 bits each), representing the memory, the Original Size is 2^{16} , but it's 256 for simplicity.

Initialization:

The memory (RAM) is preloaded with specific values during the initial block.

Functionality:

Write Operation: If memWr and EN are both high on the rising edge of clk, the module writes the lower byte of data_in to RAM[address] and the upper byte to RAM[address + 1].

Figure 22, Memory Module

Read Operation: If memRd and EN are both high on the rising edge of clk, the module reads a 16-bit value from RAM, combining RAM[address + 1] and RAM[address] into rd.

```

80      .EN(EN)
81    );
82
83  // Clock generation
84  initial begin
85    clk = 0;
86    forever #10 clk = ~clk; // Clock period is 10 time units
87  end
88
89  // Test procedure
90  initial begin
91    // Initial values
92    EN = 1;
93    memRd = 0;
94    memWr = 0;
95    address = 0;
96    dataIn = 0;
97
98    // Display the results
99    $monitor("At time %t: EN = %b, memRd = %b, memWr = %b, address = %h -> rd = %h", $time, EN, memRd, memWr, address, dataIn, rd);
100   // Wait for a few clock cycles
101   #20;
102
103  // Test Case 1: Write data to address 0x0002
104  address = 16'h0002;
105  dataIn = 16'h1234;
106  memWr = 1;
107  memRd = 0;
108  #10; // Wait for one clock cycle
109  memWr = 0;
110
111  // Check the memory content at 0x0002 and 0x0003
112  #10; // Wait for half clock cycle to ensure data is written
113  $display("Memory[0x0002] = %h", ut.RAM[16'h0002]);
114  $display("Memory[0x0003] = %h", ut.RAM[16'h0003]);
115
116  // Test Case 2: Read data from address 0x0002
117  memRd = 1;
118  #10; // Wait for one clock cycle
119  memRd = 0;
120
121  // Test Case 3: Write data to address 0x0010
122  address = 16'h0010;
123  dataIn = 16'h5678;
124  memWr = 1;
125  memRd = 0;
126  #10; // Wait for one clock cycle
127  memWr = 0;
128
129  // Check the memory content at 0x0010 and 0x0011
130  #10; // Wait for half clock cycle to ensure data is written
131  $display("Memory[0x0010] = %h", ut.RAM[16'h0010]);
132  $display("Memory[0x0011] = %h", ut.RAM[16'h0011]);
133
134  // Test Case 4: Read data from address 0x0010
135  memRd = 1;
136  #10; // Wait for one clock cycle
137  memRd = 0;
138
139  // End the simulation
140  $finish;
141
142
143
144 endmodule

```

Figure 23, Memory Module TestBench

ALU MODULE:

```

1  module alu(
2    input [15:0] A, B,
3    input [1:0] F,
4    output reg [15:0] Y,
5    output reg Zero, negative, overflow,
6    input EN
7  );
8
9
10  reg signed [15:0] signed_A, signed_B, signed_Y;
11
12  always @(*) begin
13    if (EN)begin
14      case (F)
15        2'b00: Y = A & B; // AND
16        2'b01: Y = A + B; // ADD
17        2'b10: Y = A - B; // SUB
18        2'b11: Y = B - A; // SUBINV
19        default: Y = 16'b0; // default to 0, should not happen
20      endcase
21    end
22
23  end
24
25
26
27  assign Zero = (Y == 16'b0);
28  assign negative = Y[15];
29
30
31  initial begin
32    if (EN == 0)begin
33      Y = 16'd0;
34    end
35  end
36
37  // Overflow detection logic
38  always @(*) begin
39    signed_A = A;
40    signed_B = B;
41    signed_Y = Y;
42
43    if (F == 2'b01) // ADD
44      overflow = (signed_A > 0 && signed_B > 0 && signed_Y < 0) || (signed_A < 0 && signed_B < 0 && signed_Y > 0);
45    else if (F == 2'b10) // SUB
46      overflow = (signed_A > 0 && signed_B < 0 && signed_Y < 0) || (signed_A < 0 && signed_B > 0 && signed_Y > 0);
47    else if (F == 2'b11) // SUBINV
48      overflow = (signed_B > 0 && signed_A < 0 && signed_Y < 0) || (signed_B < 0 && signed_A > 0 && signed_Y > 0);
49    else
50      overflow = 1'b0;
51  end
52 endmodule

```

Figure 24, ALU MODULE

This code defines an Arithmetic Logic Unit (ALU) module in Verilog with the following components:

Inputs:

A, B: 16-bit input operands.

F: 2-bit function selector.

EN: Enable signal to activate the ALU.

Outputs:

Y: 16-bit result of the ALU operation.

Zero: Flag indicating if the result is zero.

negative: Flag indicating if the result is negative.

overflow: Flag indicating if an overflow occurred.

Internal Registers:

signed_A, signed_B, signed_Y: Signed versions of the input operands and result for overflow detection.

Functionality:

Operation Selection: The ALU performs different operations based on the value of F:

2'b00: AND operation ($Y = A \& B$)

- 2'b01: Addition ($Y = A + B$)
- 2'b10: Subtraction ($Y = A - B$)
- 2'b11: Subtraction with operands swapped ($Y = B - A$)

The ALU is enabled only if EN is high.

Zero and Negative Flags:

Zero is set if the result Y is zero.

Negative is set if the most significant bit (MSB) of the result Y is 1.

Overflow Detection:

Overflow is detected for addition (F == 2'b01), subtraction (F == 2'b10), and subtraction with operands swapped (F == 2'b11) using signed arithmetic.

Initialization:

If EN is low, Y is initialized to zero.

```

54 module tb_alu;
55
56   // Testbench signals
57   reg [15:0] A, B;
58   reg [1:0] F;
59   reg EN;
60   wire [15:0] Y;
61   wire Zero, negative, overflow;
62
63   // Instantiate the ALU module
64   alu #(
65     .A(A),
66     .B(B),
67     .F(F),
68     .Y(Y),
69     .Zero(Zero),
70     .negative(negative),
71     .overflow(overflow),
72     .EN(EN)
73   );
74
75   // Testbench procedure
76   initial begin
77     // Initialize signals
78     A = 0;
79     B = 0;
80     F = 0;
81     EN = 0;
82
83     // Monitor signals
84     $monitor("time = %0t, A = %h, B = %h, F = %b, Y = %h, Zero = %b, negative = %b, overflow = %b", $time, A, B, F, Y, Zero, negative, overflow);
85
86     // Apply test vectors
87     #10;
88     EN = 1;
89     A = 16'h0001;
90     B = 16'h0001;
91     F = 2'b00; // AND
92     #10;
93
94     F = 2'b01; // ADD
95     #10;
96     F = 2'b10; // SUB
97     #10;
98
99     F = 2'b11; // SUBINV
100    #10;
101
102    A = 16'h0200;
103    B = 16'h1000;
104    F = 2'b01; // ADD (overflow)
105    #10;
106
107    A = 16'hFFFF;
108    B = 16'hFFFF;
109    F = 2'b10; // SUB (overflow)
110    #10;
111
112    A = 16'hFFFF;
113    B = 16'hFFFF;
114    F = 2'b11; // SUBINV (overflow)
115    #10;
116
117    EN = 0;
118    #10;
119
120    // Finish simulation
121    $finish;
122  end
123
124
125
126
127 endmodule

```

Figure 25, ALU TestBench

ADDER MODULE:

```
1 module full_adder (
2     input [15:0]a,b,
3     input cin,
4     output [15:0]sum,
5     output carry
6 );
7
8     assign {carry,sum} = a + b + cin;
9
10
11 endmodule
```

The full_adder Verilog module implements a 16-bit full adder circuit. It computes the sum of two 16-bit inputs (a and b) along with a carry-in (cin), producing a 16-bit sum (sum) and a carry-out (carry). The addition operation is straightforward, handling of carry propagation in arithmetic operations.

Figure 26, Adder Module

Extender (11 bit or 8 bit) Module:

```
1 module ext(
2     input [11:0] a,
3     input [1:0] s1,
4     input s2,
5     output reg [15:0] y;
6
7     always @(*) begin
8         if (s1 == 2'b01) begin
9             if (s2)
10                 y = {{11{a[4]}}, a[4:0]};
11             else
12                 y = {{11{1'b0}}, a[4:0]};
13         end else begin
14             y = {{8{a[7]}}, a[7:0]};
15         end
16     end
17 endmodule
```

The ext module efficiently extends a 12-bit input vector to a 16-bit output vector based on the control signals s1 and s2. It offers flexibility in extension methods, providing either sign-extension or zero-extension depending on the configuration of s2. S1 controls the width of extension, either 11 bit or 8 bits.

Figure 27, Extender Module

Extender (8 bit) Module:

```

1 module signext2(
2     input [15:0] a,
3     input s1,
4     input en,
5     output reg [15:0] y);
6
7     always @(*) begin
8         if (en) begin
9             if (s1)
10                 y = {{8{a[7]}}, a[7:0]};
11             else
12                 y = {{8{1'b0}}, a[7:0]};
13         end
14         else
15             begin
16                 y = a[15:0];
17             end
18     end
19 endmodule
20

```

The width of memory output is 16 bit with 0 extension, so it's actually 8 bit, when signext2 module called, it gives sign extension for the output based on input 7th bit sign, either 1 or zero.

Figure 28, 2nd Extender Module

Instruction Memory:

```

1 `include "constants.v"
2 module instructionMemory(clock, AddressBus, InstructionReg);
3
4     input wire clock;
5     input wire [15:0] AddressBus;
6     output reg [15:0] InstructionReg;
7
8     // instruction memory
9     reg [7:0] instruction_memory [255:0];
10
11    assign InstructionReg = {instruction_memory[AddressBus[15:0]+1],instruction_memory[AddressBus[15:0]]};
12
13    initial begin
14        {instruction_memory[1].instruction_memory[0]} <= {16'b0};
15        {instruction_memory[3].instruction_memory[2]} <= {ADDI,1'b0,R1,R1,5'd13} ; // r1= 13
16        {instruction_memory[5].instruction_memory[4]} <= {ANDI,1'b0,R2,R1,5'd4} ; //r2 = 4
17    //
18        {instruction_memory[7].instruction_memory[6]} <= {ADD,R3,R1,R2,3'b000}; //r3 = 17
19        {instruction_memory[9].instruction_memory[8]} <= {SUB,R4,R2,R1,3'b000}; //r4 = -9
20
21        {instruction_memory[11].instruction_memory[10]} <= {AND,R5,R1,R2,3'b000} ; //R5 = 4
22        {instruction_memory[13].instruction_memory[12]} <= {LW,1'b0,R6,R5,5'b0}; //R6 = 5
23        {instruction_memory[15].instruction_memory[14]} <= {SW,1'b0,R4,R2,5'd0} ; //MEM4 = -9
24        {instruction_memory[17].instruction_memory[16]} <= {LB,u,R7 , R2,5'b0} ; //R7 = 247
25        {instruction_memory[19].instruction_memory[18]} <= {LB,s,R3 , R2,5'b0} ; //r1 = -9
26        {instruction_memory[21].instruction_memory[20]} <= {BGT,1'b0,R3,R2, 5'd4} ;
27        {instruction_memory[23].instruction_memory[22]} <= {BEQ,1'b0,R5,R2, 5'd6} ;
28        {instruction_memory[25].instruction_memory[24]} <= {BGT,1'b1,R3,R5, 5'd4} ;
29        {instruction_memory[27].instruction_memory[26]} <= {BGT,1'b0,R3,R2, 5'd14} ;
30        {instruction_memory[29].instruction_memory[28]} <= {BGT,1'b0,R3,R2, 5'b11110} ;
31        {instruction_memory[31].instruction_memory[30]} <= {BEQ,1'b0,R1,R2, 5'd6} ; /
32        {instruction_memory[33].instruction_memory[32]} <= {BLT,1'b0,R6,R5, 5'd4} ;
33        {instruction_memory[35].instruction_memory[34]} <= {BEQ,Z,R1,R0, 5'd4} ;
34        {instruction_memory[37].instruction_memory[36]} <= {BLT,1'b0,R1,R2, 5'b11110} ;
35        {instruction_memory[39].instruction_memory[38]} <= {BNE,1'b0,R1,R2, 5'd4} ;
36        {instruction_memory[41].instruction_memory[40]} <= {JMP,12'd22} ;
37        {instruction_memory[43].instruction_memory[42]} <= {BNE,Z,R1,R2, 5'b11110} ;
38        {instruction_memory[45].instruction_memory[44]} <= {CALL, 12'd24} ;
39        {instruction_memory[47].instruction_memory[46]} <= {Sv, R2, 9'd30} ; //mem[4] = 30
40        {instruction_memory[49].instruction_memory[48]} <= {RET, 12'd0} ;
41
42
43
44
45
46
end

```

Instruction Memory Holds the Instructions inside it, the memory is byte addressable so every memory slot is 8 bit, the actual size is 2^{16} but here It is 256 for simplicity.
The module uses AddressBus to index into instruction_memory to fetch instructions.

Figure 29, INSTRUCTION MEMORY

The assignment InstructionReg =
 $\{instruction_memory[AddressBus[15:0]+1], instruction_memory[AddressBus[15:0]]\};$

constructs a 16-bit instruction by concatenating two 8-bit values from instruction_memory. The concatenation {instruction_memory[AddressBus[15:0]+1], instruction_memory[AddressBus[15:0]]} forms the 16-bit instruction, where instruction_memory[AddressBus[15:0]+1] occupies the higher 8 bits (most significant byte) and instruction_memory[AddressBus[15:0]] occupies the lower 8 bits (least significant byte).

PARAMETERS:

Parameters are for simplicity in writing the code.

```

1 parameter
2   // opcode
3   // R-type
4   AND = 4'b0000,
5   ADD = 4'b0001,
6   SUB = 4'b0010,
7
8   // I-type
9   ADDI = 4'b0011,
10  ANDI = 4'b0100,
11
12  LW = 4'b0101,
13  LB = 4'b0110,
14
15  u = 1'b0,
16  s = 1'b1,
17
18  //LBu = 5'b01100,
19  //LBs = 5'b01101,
20
21  SW = 4'b0111,
22
23  BGT = 5'b1000,
24  //BGTZ = 5'b10001,
25
26  BLT = 5'b1001,
27  //BLTZ = 5'b10011,
28
29  BEQ = 5'b1010,
30  //BEQZ = 5'b10101,
31
32  BNE = 5'b1011,
33  //BNEZ = 5'b10111,
34
35  Z=1'b1,
36
37  // J-type
38  JMP = 4'b1100,
39  CALL = 4'b1101,
40  RET = 4'b1110,
41
42  // S-type
43  Sv = 4'b1111,
44
45  // 8 registers
46  R0 = 3'd0, // zero register
47  R1 = 3'd1,
48  R2 = 3'd2,
49  R3 = 3'd3,
50  R4 = 3'd4,
51  R5 = 3'd5,
52  R6 = 3'd6,
53  R7 = 3'd7;
54
55

```

Figure 30, Parameters

MUX 4-1 (16 BIT):

```

1 module mux416(                                     Mux for 16 bit inputs.
2   input [15:0] d0, d1, d2, d3,
3   input [1:0] s,
4   output reg [15:0] y);
5
6   always @( *)
7   case(s)
8     2'b00: y <= d0;
9     2'b01: y <= d1;
10    2'b10: y <= d2;
11    2'b11: y <= d3;
12   endcase
13 endmodule

```

Figure 31, 16 bit 4-1 MUX

PC MODULE:

```

1 // 0: PC = PC + 2
2 // 1: PC = PC + sign_extended (Imm16)
3 // 2: PC = {PC[15:13], Immediate13 }
4 // 3: PC = R7
5
6
7
8 module PCmodule(clock, PC, PCsrc, immediate12, Imm16, R7Value, EN);
9
10    input wire clock;
11
12    input wire [1:0] PCsrc;
13    input wire [11:0] immediate12;
14    input wire [15:0] R7Value;
15    input wire signed [15:0] Imm16;
16    input wire EN;
17
18    // PC Output
19    output reg [15:0] PC;
20
21
22    // To store assignments
23    wire [15:0] NextPC;
24    wire [15:0] JumpConc;
25
26
27    // PC + 2
28    assign NextPC = PC + 16'd2;
29    // Concatenate PC and immediate
30    assign JumpConc = {PC[15:13], immediate12, 1'b0};
31
32    initial begin
33        PC <= 16'd0;
34    end
35
36
37    always @ (posedge clock) begin
38        #1
39        if (EN) begin
40            case (PCsrc)
41                2'b00: begin
42                    // PC = PC + 2
43                    PC = NextPC;
44                end
45                2'b01: begin
46                    PC = Imm16 + PC;
47                end
48                2'b10: begin
49                    PC = JumpConc;
50                end
51                2'b11: begin
52                    PC = R7Value + 2;
53                end
54            endcase
55        end
56    end
57 endmodule
58
59
60

```

Figure 32, PC Module

The PCmodule provides a flexible and controlled way to update the Program Counter (PC) in a digital system.

NextPC: Holds the value of PC + 2.

JumpConc: Holds the concatenated value of the 3 bit from current PC and the 12-bit immediate value.

Initial Setup:

The PC is initialized to 0 at the start of the simulation.

PC Update Logic:

The always block is triggered on the positive edge of the clock.

If EN is set, the PC is updated based on the value of PCsrc:

2'b00: Increment PC by 2 (NextPC).

2'b01: Add Imm16 to the current PC.

2'b10: Concatenate PC and immediate12 to form the new PC value (JumpConc).

2'b11: Set PC to R7Value + 2.

```

61 module tb_PCModule;
62
63 // Testbench signals
64 reg [1:0] PCsrc;
65 reg [11:0] immediate12;
66 reg [15:0] R7Value;
67 reg signed [15:0] Imm16;
68 reg EN;
69 reg [15:0] PC;
70
71
72 // Instantiate the PCModule
73 PCModule uut (
74     .clock(clock),
75     .PCsrc(PCsrc),
76     .immediate12(immediate12),
77     .Imm16(Imm16),
78     .R7Value(R7Value),
79     .EN(EN));
80
81
82 // Clock generation
83 always begin
84     #5 clock = ~clock;
85 end
86
87 initial begin
88     // Initialize signals
89     PCsrc = 0;
90     immediate12 = 0;
91     R7Value = 0;
92     Imm16 = 0;
93     EN = 0;
94
95     // Monitor signals
96     $monitor("time = %t, PCsrc = %b, immediate12 = %h, Imm16 = %h, R7Value = %h, PC = %h", $time, PCsrc, immediate12, Imm16, R7Value, PC);
97
98     // Reset PC
99     PCsrc = 2'b000;
100    EN = 1;
101
102    // Test PC = PC + 2
103    PCsrc = 2'b001;
104    #10;
105
106    // Test PC = PC + Imm16
107    Imm16 = 16'h0010;
108    PCsrc = 2'b011;
109    #10;
110
111    // Test PC = {PC[15:13], immediate12}
112    immediate12 = 12'h77F;
113    PCsrc = 2'b101;
114    #10;
115
116    // Test PC = R7 + 2
117    R7Value = 16'h1234;
118    PCsrc = 2'b111;
119    #10;
120
121    // Disable the module
122    EN = 0;
123    #10;
124
125    // Finish simulation
126    $finish;
127
128
129
130
131
132
133

```

Figure 33, PC Test Bench

Clock Generator Module:

```
1 module ClockGenerator (clock);
2
3     initial begin
4         $display("(%0t) > initializing clock generator ...", $time);
5     end
6
7     output reg clock=0;
8
9     always #5 begin
10        clock = ~clock;
11    end
12
13 endmodule
```

Clock every 5ns.

Figure 34, Clock Generator Module

Control Signal Unit:

```
1 include "constants.v"
2
3 module controlUnit (
4     input wire clock,
5     input wire [3:0] OPCODE,
6     input wire modeBit,
7     input wire zeroFlag,
8     input wire negativeFlag,
9     input wire overflowFlag,
10
11    output reg enIF, // enable instruction fetch
12    output reg enID, // enable instruction decode
13    output reg enEXE, // enable execute
14    output reg enMem, // enable memory
15    output reg enWRB, // enable write back
16
17    output reg [1:0] PCSrc,
18    output reg [1:0] RASrc,
19    output reg [1:0] RBSrc,
20    output reg [1:0] RDSrc,
21    output reg RegH,
22    output reg ALUSrc,
23    output reg [1:0] ALUOp,
24    output reg addressMemo,
25    output reg dataMemo,
26    output reg [1:0] memoRW,
27    output reg extEn,
28    output reg SUExt,
29    output reg [1:0] WBdata,
30    output reg extOP,
31    output reg extSU
32 );
33
34
35 // Define stages
36 `define IF 3'b000
37 `define ID 3'b001
38 `define EXE 3'b010
39 `define MEM 3'b011
40 `define WRB 3'b100
41 `define INIT 3'b101
42
43 reg [2:0] currentStage = `INIT;
44 reg [2:0] nextStage = `IF;
45
46
47 always @(posedge clock) begin
48
49     case (currentStage)
50         `INIT: begin
51             enIF = 1'b0;
52             //nextStage <= `IF;
53             currentStage <= `IF;
54         end
55     end
```

Figure 35, Control Unit 1

The controlUnit module in Verilog manages the stages and control signals for a processor. It controls when each stage of instruction processing (fetch, decode, execute, memory access, write back) is enabled based on the current stage, opcode, and condition flags.

Inputs:

clock: Synchronizes the stages.

OPCODE: Determines the operation to be performed.

modeBit, zeroFlag, negativeFlag, overflowFlag: Additional control signals and flags.

Outputs:

Enable signals for each stage: enIF, enID, enEXE, enMem, enWRB. Control signals for PC source (PCSrc), register sources and destinations (RASrc, RBSrc, RDSrc), ALU operations (ALUSrc, ALUOp), memory operations (addressMemo, dataMemo, memoRW), and extensions (extEn, SUExt, WBdata, extOP, extSU).

Functionality

Initial Stage:

Disables instruction fetch (enIF).

Moves to the instruction fetch (IF) stage.

Instruction Fetch (IF) Stage:

Disables previous stages.

Sets memory read/write and register write signals to default.

Enables instruction fetch (enIF).

Determines the next PC source based on OPCODE and condition flags.

Moves to the instruction decode (ID) stage.

This module ensures the sequential and conditional progression of instructions through the pipeline, enabling efficient processing and control flow management in a processor.

```

55      `IF: begin
56          $display("Stage 1");
57          // Disable all previous stages leading up to IF
58          enID = 1'b0;
59          enEXE = 1'b0;
60          enMem = 1'b0;
61          enWRB = 1'b0;
62          memoRW = 2'b00;
63          RegWR = 1'b0;
64
65          // Enable IF
66          enIF = 1'b1;
67
68          // Determine PCSrc
69          PCSrc[1] = (OPCODE == JMP) || (OPCODE == CALL) || (OPCODE == RET);
70          PCSrc[0] = ((OPCODE == BGT) && ~(zeroFlag) && ~(overflowFlag) && ~(negativeFlag)) ||
71                  ((OPCODE == BLT) && ~(zeroFlag) && ~(overflowFlag) && (negativeFlag)) ||
72                  ((OPCODE == BEQ) && (zeroFlag) && ~(overflowFlag) && ~(negativeFlag)) ||
73                  ((OPCODE == BNE) && ~(zeroFlag) && ~(overflowFlag)) ||
74                  (OPCODE == RET);
75
76          // Determine next stage
77          // nextStage <= `ID;
78          currentStage <= `ID;
79
80      end
81
82      `ID: begin
83          enIF = 1'b0;
84          enID = 1'b1;
85
86          $display("Stage 2");
87
88          // Next stage is determined by opcode
89          if (OPCODE == JMP || OPCODE == RET) begin
90              // nextStage <= `IF;
91              currentStage <= `IF;
92          end
93
94          else if (OPCODE == CALL)begin
95              //nextStage <= `WRB;
96              currentStage <= `WRB;
97          end
98
99          else if (OPCODE == Sv)begin
100             //nextStage <= `MEM;
101             currentStage <= `MEM;
102         end
103
104         else begin
105             //nextStage <= `EXE;
106             currentStage <= `EXE;
107         end
108
109         // Determine RASrc

```

Instruction Decode (ID) Stage:

Enables instruction decode (enID).
 Disables instruction fetch (enIF).
 Determines the next stage based on OPCODE:
 IF for JMP and RET.
 WRB for CALL.
 MEM for Sv.
 EXE for all other instructions.
 Sets RASrc, RBSrc, RDSrc based on OPCODE.
 Enables register write (RegWR) for arithmetic and load operations.
 Configures extension operations (extOP, extSU).

Figure 36, Control Unit 2

```

109      // Determine RASrc
110      RASrc[1] = (OPCODE == RET) || (OPCODE == Sv);
111      RASrc[0] = ~((OPCODE == AND) || (OPCODE == ADD) || (OPCODE == SUB)) || (OPCODE == Sv);
112
113      // Determine RBSrc
114      RBSrc[1] = ((OPCODE == BGT) && (modeBit == 1)) || ((OPCODE == BLT) && (modeBit == 1)) || ((OPCODE == BEQ) && (modeBit == 1)) || ((OPCODE == BNE) && (modeBit == 1));
115      RBSrc[0] = ~((OPCODE == SW) || ((OPCODE == BGT) && (modeBit == 0)) || ((OPCODE == BLT) && (modeBit == 0)) || ((OPCODE == BEQ) && (modeBit == 0)) || ((OPCODE == BNE) && (modeBit == 0)));
116
117      // Determine RDSrc
118      RDSrc[1] = (OPCODE == CALL);
119      RDSrc[0] = ~((OPCODE == ADD) || (OPCODE == AND) || (OPCODE == SUB) || (OPCODE == CALL));
120
121      //Determine RegR
122      RegR = (OPCODE == AND) || (OPCODE == ADD) || (OPCODE == SUB) || (OPCODE == ADDI) || (OPCODE == ANDI) || (OPCODE == LW) || (OPCODE == LB) || (OPCODE == CALL);
123
124      extOP = ~((OPCODE == Sv));
125      extSU = ~((OPCODE == ANDI));
126
127      end
128
129      `EXE : begin
130          enID = 1'b0;
131          enEXE = 1'b1;
132
133          if(OPCODE == LW || OPCODE == LB || OPCODE == SW ) begin
134              currentStage = `MEM ;
135
136          end
137
138          else if(OPCODE == BGT || OPCODE == BLT || OPCODE == BEQ || OPCODE == BNE ) begin
139              currentStage <= `IF;
140          end
141
142          else begin
143              currentStage <= `WRB;
144          end
145
146          ALUSrc = (OPCODE == ADDI)|| (OPCODE == ANDI)|| (OPCODE == LW) || (OPCODE == LB)|| (OPCODE == SW);
147          ALUOp[1] = ~((OPCODE == AND) ||(OPCODE == ADD) ||(OPCODE == ADDI)|| (OPCODE == ANDI)|| (OPCODE == LW) || (OPCODE == LB)|| (OPCODE == SW));
148          ALUOp[0] = ~((OPCODE == AND) ||(OPCODE == SUB) ||(OPCODE == ANDI));
149
150
151      end
152
153      3'b011 : begin
154          enEXE = 1'b0;
155          enID = 1'b0;
156          enMem = 1'b1;
157
158          if(OPCODE == SW || OPCODE == Sv )begin
159              currentStage <= `IF;
160
161          else begin
162              currentStage <= `WRB;

```

Execute (EXE) Stage:

Enables execute (enEXE).
 Determines the next stage based on OPCODE.
 Configures ALU control signals (ALUSrc, ALUOp).

Figure 37, Control Unit 3

```

163         currentStage <= `WRB;
164     end
165
166     addressMemo = ~(OPCODE == Sv);
167     dataMemo = (OPCODE == Sw);
168     memoRw[1] = (OPCODE == Lw) || (OPCODE == LB);
169     memoRw[0] = (OPCODE == Sh) || (OPCODE == Sv);
170     extEn = ~(OPCODE == Lw);
171     SUExt = modeBit;
172     end
173
174     `WRB: begin
175         enEXE = 1'b0;
176         enID = 1'b0;
177         enMem = 1'b0;
178         enWRB = 1'b1;
179         currentStage <= `IF;
180
181         WBdata[1] = (OPCODE == CALL);
182         WBdata[0] = (OPCODE == LW ) || (OPCODE == LB);
183
184         end
185         default: $display("Hey default");
186         endcase
187         end
188     endmodule
189
190
191 module tb_controlUnit;
192
193     reg clock;
194     reg [3:0] OPCODE;
195     reg modeBit;
196     reg zeroFlag;
197     reg negativeFlag;
198     reg overflowFlag;
199
200     wire enIF;
201     wire enID;
202     wire enEXE;
203     wire enMem;
204     wire enWRB;
205     wire [1:0] PCSrc;
206     wire [1:0] RASrc;
207     wire [1:0] RBSrc;
208     wire [1:0] RDSrc;
209     wire RegWr;
210     wire ALUSrc;
211     wire [1:0] ALUOp;
212     wire addressMemo;
213     wire dataMemo;
214     wire [1:0] memoRw;
215     wire extEn;
216     wire SUExt;
217     wire [1:0] WBdata;

```

Figure 38, Control Unit 4

Figure 39, Control Unit TestBench

Memory Access (MEM) Stage:
Enables memory access (enMem).
Determines the next stage based on OPCODE.
Configures memory control signals
(addressMemo, dataMemo, memoRW).

- Write Back (WB) Stage.
 - Enables write back (enWRB).
 - Determines the next stage to be Instruction Fetch (IF).
 - Configures write back data (WBdata).

Processor Module:

```

1  `include "constants.v"
2  module processor();
3      initial begin
4          #0
5          $display("'%t > initializing processor ...", $time);
6          #1000 $finish;
7      end
8
9      wire clock;
10     wire enIF, enID, enE, enMem, enWRB;
11
12     //control unit outputs
13     wire[1:0] PCSrc, RASrc, RDSrc, ALUOp, memoRW, WBData;
14     wire regR, ALUSrc, addressMemo, dataMemo, extEn, SUExt, extOP, extSU;
15
16     // instruction memory wires
17     wire [15:0] PC;
18     reg [15:0] instruction; // output IF, input to other modules
19
20
21     //instruction parts
22     wire [3:0] OpCode;
23     wire mode;
24
25     wire [2:0] p35,p57,p68,p810,p911;
26     wire [8:0] imm9;
27     wire [11:0] imm12;
28
29
30     //reg file wires
31     wire [2:0] RA, RB, RW;
32     wire [15:0] BusA, BusB, BusW;
33
34     //ALU wires
35     wire [15:0] A, B;
36     wire [15:0] ALURes;
37     wire z,v,n;
38
39     //MEMORY WIRES
40     wire [15:0] memoADD, memoDATA, memoOut;
41
42     //WB wires
43     wire [15:0] EXTOUT;
44     wire writebackData;
45
46     //Assignment
47     assign OpCode = instruction[15:12];
48     assign mode = instruction[11];
49
50     //MUXes inputs
51     assign p35 = instruction[5:3];
52     assign p57 = instruction[7:5];
53     assign p68 = instruction[8:6];
54     assign p810 = instruction[10:8];
55

```

Figure 40, Processor 1

```

56
57
58
59     //register file
60     wire EnReg;
61     assign EnReg = (enID || enWRB);
62
63
64     assign RA = (RASrc == 2'b00) ? p68 :
65             (RASrc == 2'b01) ? p57 :
66             (RASrc == 2'b10) ? p911 :
67             3'b111;
68
69     assign RB = (RBSrc == 2'b00) ? p35 :
70             (RBSrc == 2'b01) ? p810 :
71             (RBSrc == 2'b10) ? 3'b000 :
72             3'b000;
73
74     assign RW = (RDSrc == 2'b00) ? p911 :
75             (RDSrc == 2'b01) ? p810 :
76             (RDSrc == 2'b10) ? 3'b111 :
77             3'b000;
78
79
80     //ALU
81     wire [15:0] extendedImm;
82
83     assign extendedImm = (extOP == 1'b1) ?
84             (extSU ? {{1{imm9[4]}}, imm9[4:0]} : {{1{imm9[8]}}, imm9[4:0]}) :
85             {{?{imm9[8]}}, imm9[8:0]};
86     assign A = BusA;
87     assign B = (ALUSrc == 1'b0) ? BusB : extendedImm;
88
89
90     //MEMO
91     mux2#(A, ALURes, addressMemo, memoADD);
92     //mux2#(extendedImm, BusB, dataMemo, memoDATA);
93     assign memoDATA = dataMemo ? BusB : extendedImm;
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
649
650
651
652
653
654
655
656
657
658
659
659
660
661
662
663
664
665
666
667
668
669
669
670
671
672
673
674
675
676
677
678
679
679
680
681
682
683
684
685
686
687
687
688
689
689
690
691
692
693
694
695
696
697
697
698
699
699
700
701
702
703
704
705
706
707
708
709
709
710
711
712
713
714
715
716
717
717
718
719
719
720
721
722
723
724
725
726
727
727
728
729
729
730
731
732
733
734
735
736
736
737
738
738
739
739
740
741
742
743
744
745
745
746
747
747
748
748
749
749
750
751
752
753
754
755
755
756
757
757
758
758
759
759
760
761
762
763
764
765
765
766
767
767
768
768
769
769
770
771
772
773
774
775
775
776
777
777
778
778
779
779
780
781
782
783
784
784
785
786
786
787
787
788
788
789
789
790
791
792
793
793
794
794
795
795
796
796
797
797
798
798
799
799
800
801
801
802
802
803
803
804
804
805
805
806
806
807
807
808
808
809
809
810
810
811
811
812
812
813
813
814
814
815
815
816
816
817
817
818
818
819
819
820
820
821
821
822
822
823
823
824
824
825
825
826
826
827
827
828
828
829
829
830
830
831
831
832
832
833
833
834
834
835
835
836
836
837
837
838
838
839
839
840
840
841
841
842
842
843
843
844
844
845
845
846
846
847
847
848
848
849
849
850
850
851
851
852
852
853
853
854
854
855
855
856
856
857
857
858
858
859
859
860
860
861
861
862
862
863
863
864
864
865
865
866
866
867
867
868
868
869
869
870
870
871
871
872
872
873
873
874
874
875
875
876
876
877
877
878
878
879
879
880
880
881
881
882
882
883
883
884
884
885
885
886
886
887
887
888
888
889
889
890
890
891
891
892
892
893
893
894
894
895
895
896
896
897
897
898
898
899
899
900
900
901
901
902
902
903
903
904
904
905
905
906
906
907
907
908
908
909
909
910
910
911
911
912
912
913
913
914
914
915
915
916
916
917
917
918
918
919
919
920
920
921
921
922
922
923
923
924
924
925
925
926
926
927
927
928
928
929
929
930
930
931
931
932
932
933
933
934
934
935
935
936
936
937
937
938
938
939
939
940
940
941
941
942
942
943
943
944
944
945
945
946
946
947
947
948
948
949
949
950
950
951
951
952
952
953
953
954
954
955
955
956
956
957
957
958
958
959
959
960
960
961
961
962
962
963
963
964
964
965
965
966
966
967
967
968
968
969
969
970
970
971
971
972
972
973
973
974
974
975
975
976
976
977
977
978
978
979
979
980
980
981
981
982
982
983
983
984
984
985
985
986
986
987
987
988
988
989
989
990
990
991
991
992
992
993
993
994
994
995
995
996
996
997
997
998
998
999
999
1000
1000
1001
1001
1002
1002
1003
1003
1004
1004
1005
1005
1006
1006
1007
1007
1008
1008
1009
1009
1010
1010
1011
1011
1012
1012
1013
1013
1014
1014
1015
1015
1016
1016
1017
1017
1018
1018
1019
1019
1020
1020
1021
1021
1022
1022
1023
1023
1024
1024
1025
1025
1026
1026
1027
1027
1028
1028
1029
1029
1030
1030
1031
1031
1032
1032
1033
1033
1034
1034
1035
1035
1036
1036
1037
1037
1038
1038
1039
1039
1040
1040
1041
1041
1042
1042
1043
1043
1044
1044
1045
1045
1046
1046
1047
1047
1048
1048
1049
1049
1050
1050
1051
1051
1052
1052
1053
1053
1054
1054
1055
1055
1056
1056
1057
1057
1058
1058
1059
1059
1060
1060
1061
1061
1062
1062
1063
1063
1064
1064
1065
1065
1066
1066
1067
1067
1068
1068
1069
1069
1070
1070
1071
1071
1072
1072
1073
1073
1074
1074
1075
1075
1076
1076
1077
1077
1078
1078
1079
1079
1080
1080
1081
1081
1082
1082
1083
1083
1084
1084
1085
1085
1086
1086
1087
1087
1088
1088
1089
1089
1090
1090
1091
1091
1092
1092
1093
1093
1094
1094
1095
1095
1096
1096
1097
1097
1098
1098
1099
1099
1100
1100
1101
1101
1102
1102
1103
1103
1104
1104
1105
1105
1106
1106
1107
1107
1108
1108
1109
1109
1110
1110
1111
1111
1112
1112
1113
1113
1114
1114
1115
1115
1116
1116
1117
1117
1118
1118
1119
1119
1120
1120
1121
1121
1122
1122
1123
1123
1124
1124
1125
1125
1126
1126
1127
1127
1128
1128
1129
1129
1130
1130
1131
1131
1132
1132
1133
1133
1134
1134
1135
1135
1136
1136
1137
1137
1138
1138
1139
1139
1140
1140
1141
1141
1142
1142
1143
1143
1144
1144
1145
1145
1146
1146
1147
1147
1148
1148
1149
1149
1150
1150
1151
1151
1152
1152
1153
1153
1154
1154
1155
1155
1156
1156
1157
1157
1158
1158
1159
1159
1160
1160
1161
1161
1162
1162
1163
1163
1164
1164
1165
1165
1166
1166
1167
1167
1168
1168
1169
1169
1170
1170
1171
1171
1172
1172
1173
1173
1174
1174
1175
1175
1176
1176
1177
1177
1178
1178
1179
1179
1180
1180
1181
1181
1182
1182
1183
1183
1184
1184
1185
1185
1186
1186
1187
1187
1188
1188
1189
1189
1190
1190
1191
1191
1192
1192
1193
1193
1194
1194
1195
1195
1196
1196
1197
1197
1198
1198
1199
1199
1200
1200
1201
1201
1202
1202
1203
1203
1204
1204
1205
1205
1206
1206
1207
1207
1208
1208
1209
1209
1210
1210
1211
1211
1212
1212
1213
1213
1214
1214
1215
1215
1216
1216
1217
1217
1218
1218
1219
1219
1220
1220
1221
1221
1222
1222
1223
1223
1224
1224
1225
1225
1226
1226
1227
1227
1228
1228
1229
1229
1230
1230
1231
1231
1232
1232
1233
1233
1234
1234
1235
1235
1236
1236
1237
1237
1238
1238
1239
1239
1240
1240
1241
1241
1242
1242
1243
1243
1244
1244
1245
1245
1246
1246
1247
1247
1248
1248
1249
1249
1250
1250
1251
1251
1252
1252
1253
1253
1254
1254
1255
1255
1256
1256
1257
1257
1258
1258
1259
1259
1260
1260
1261
1261
1262
1262
1263
1263
1264
1264
1265
1265
1266
1266
1267
1267
1268
1268
1269
1269
1270
1270
1271
1271
1272
1272
1273
1273
1274
1274
1275
1275
1276
1276
1277
1277
1278
1278
1279
1279
1280
1280
1281
1281
1282
1282
1283
1283
1284
1284
1285
1285
1286
1286
1287
1287
1288
1288
1289
1289
1290
1290
1291
1291
1292
1292
1293
1293
1294
1294
1295
1295
1296
1296
1297
1297
1298
1298
1299
1299
1300
1300
1301
1301
1302
1302
1303
1303
1304
1304
1305
1305
1306
1306
1307
1307
1308
1308
1309
1309
1310
1310
1311
1311
1312
1312
1313
1313
1314
1314
1315
1315
1316
1316
1317
1317
1318
1318
1319
1319
1320
1320
1321
1321
1322
1322
1323
1323
1324
1324
1325
1325
1326
1326
1327
1327
1328
1328
1329
1329
1330
1330
1331
1331
1332
1332
1333
1333
1334
1334
1335
1335
1336
1336
1337
1337
1338
1338
1339
1339
1340
1340
1341
1341
1342
1342
1343
1343
1344
1344
1345
1345
1346
1346
1347
1347
1348
1348
1349
1349
1350
1350
1351
1351
1352
1352
1353
1353
1354
1354
1355
1355
1356
1356
1357
1357
1358
1358
1359
1359
1360
1360
1361
1361
1362
1362
1363
1363
1364
1364
1365
1365
1366
1366
1367
1367
1368
1368
1369
1369
1370
1370
1371
1371
1372
1372
1373
1373
1374
1374
1375
1375
1376
1376
1377
1377
1378
1378
1379
1379
1380
1380
1381
1381
1382
1382
1383
1383
1384
1384
1385
1385
1386
1386
1387
1387
1388
1388
1389
1389
1390
1390
1391
1391
1392
1392
1393
1393
1394
1394
1395
1395
1396
1396
1397
1397
1398
1398
1399
1399
1400
1400
1401
1401
1402
1402
1403
1403
1404
1404
1405
1405
1406
1406
1407
1407
1408
1408
1409
1409
1410
1410
1411
1411
1412
1412
1413
1413
1414
1414
1415
1415
1416
1416
1417
1417
1418
1418
1419
1419
1420
1420
1421
1421
1422
1422
1423
1423
1424
1424
1425
1425
1426
1426
1427
1427
1428
1428
1429
1429
1430
1430
1431
1431
1432
1432
1433
1433
1434
1434
1435
1435
1436
1436
1437
1437
1438
1438
1439
1439
1440
1440
1441
1441
1442
1442
1443
1443
1444
1444
1445
1445
1446
1446
1447
1447
1448
1448
1449
1449
1450
1450
1451
1451
1452
1452
1453
1453
1454
1454
1455
1455
1456
1456
1457
1457
1458
1458
1459
1459
1460
1460
1461
1461
1462
1462
1463
1463
1464
1464
1465
1465
1466
1466
1467
1467
1468
1468
1469
1469
1470
1470
1471
1471
1472
1472
1473
1473
1474
1474
1475
1475
1476
1476
1477
1477
1478
1478
1479
1479
1480
1480
1481
1481
1482
1482
1483
1483
1484
1484
1485
1485
1486
1486
1487
1487
1488
1488
1489
1489
1490
1490
1491
1491
1492
1492
1493
1493
1494
1494
1495
1495
1496
1496
1497
1497
1498
1498
1499
1499
1500
1500
1501
1501
1502
1502
1503
1503
1504
1504
1505
1505
1506
1506
1507
1507
1508
1508
1509
1509
1510
1510
1511
1511
1512
1512
1513
1513
1514
1514
1515
1515
1516
1516
1517
1517
1518
1518
1519
1519
1520
1520
1521
1521
1522
1522
1523
1523
1524
1524
1525
1525
1526
1526
1527
1527
1528
1528
1529
1529
1530
1530
1531
1531
1532
1532
1533
1533
1534
1534
1535
1535
1536
1536
1537
1537
1538
1538
1539
1539
1540
1540
1541
1541
1542
1542
1543
1543
1544
1544
1545
1545
1546
1546
1547
1547
1548
1548
1549
1549
1550
1550
1551
1551
1552
1552
1553
1553
1554
1554
1555
1555
1556
1556
1557
1557
1558
1558
1559
1559
1560
1560
1561
1561
1562
1562
1563
15
```

```

74      assign RW = (RDSrc == 2'b00) ? p911 :
75          (RDSrc == 2'b01) ? p810 :
76          (RDSrc == 2'b10) ? 3'b111 :
77              3'b000;
78
79 //ALU
80
81 wire [15:0] extendedImm;
82
83 assign extendedImm = (extOP == 1'b1) ?
84     (extSU ? {{11{imm9[4]}}, imm9[4:0]} : {{11{1'b0}}, imm9[4:0]}) :
85         {{?{imm9[8]}}, imm9[8:0]};
86
87 assign A = BusA;
88 assign B = (ALUSrc == 1'b0) ? BusB : extendedImm;
89
90
91 //MEMO
92 mux2 m(A, ALURes, addressMemo, memoADD);
93 //mux2 d(extendedImm, BusB, dataMemo, memoDATA);
94 assign memoDATA = dataMemo ? BusB : extendedImm;
95
96
97 ///////////////////////////////////////////////////////////////////
98
99 ClockGenerator Generator(clock);
100
101
102 controlUnit cu( clock, OpCode, mode, z,n,v, enIF, enID, enE, enMem, enWRB, PCSrc,
103 RASrc, RBSrc, RDSrc, regIN, ALUSrc, ALUOP, addressMemo, dataMemo, memoRW,
104 extEn, SUExt, WBdata, extTOp, extSU );
105
106
107 instructionMemory insMem(enIF, PC, instruction);
108 PCmodule pcMod(clock, PC, PCSrc, imm12, extendedImm, A, enIF);
109
110 registerFile regfile( clock, regW, EnReg ,RA, RB, RW, BusW, BusA, BusB);
111
112 alu op( A, B, ALUOP, ALURES, z, n, v, enE);
113
114 mem memo(clock, memoRW[1], memoRW[0],memoADD, memoDATA,memoOut,enMem);
115
116
117
118 //signext2 ext(memoOUT, SUExt, extEn,EXTOUT);
119 assign EXTOUT = extEn ? (SUExt ? {{@{memoOut[?]}}, memoOut[7:0]} : {{8{1'b0}}, memoOut[7:0]}) : memoOut;
120
121
122 mux416 dataWB(ALURES,EXTOUT,PC,16'd0,WData,BusW);
123
124
125
126 endmodule

```

Figure 42, Processor 3,

Control Signal Example

PCSrc: Determines the source for the next PC value (normal increment, jump, etc.).

RASrc, RBSrc, RDSrc: Selects the source registers for ALU operations.

ALUOp: Specifies the operation to be performed by the ALU.

memoRW: Controls read/write operations in data memory.

WBdata: Selects the data to be written back to the register file.

Integration and Interaction

Control Unit: Orchestrates the overall flow by generating appropriate control signals for each stage.

PC Module and Instruction Memory: Work together to fetch the next instruction.

Register File and ALU: Collaborate to perform computations.

Data Memory: Interacts with ALU and register file for load/store operations.

Sign Extension: Ensures immediate values are correctly sized for operations.

RA: Selected based on RASrc

RB: Selected based on RBSrc

RW: Selected based on RDsrc

ALU Input: A (BusA), B (BusB or extended immediate value)

Memory Address and Data: memoADD, memoDATA

Write-back Data Selection: WBdata

Summary of Key Stages

Instruction Fetch (IF):

Module: instructionMemory

Action: Fetches the next instruction based on the current PC.

Instruction Decode (ID):

Action: Decodes the fetched instruction to determine the opcode and operand locations. Sets up control signals for subsequent stages.

Execute (EXE):

Module: alu

Action: Performs the specified arithmetic or logical operation on the operands.

Memory Access (MEM):

Module: mem

Action: Accesses memory for load and store instructions. Provides data to be written back to the register file.

Write-Back (WB):

Action: Writes the result of an operation or loaded data back to the appropriate register in the register file.

WAVE FORMS:

Some of Control Unit Test Benches wave forms that shows that our control unit is working properly.




Figure 43, Add Instr CU WF

ADD
Instruction,
if we
compare the
results with
control unit
table it
shows that
its correct.

ANDI:




Figure 44, ANDI CU WF

BGT & BGTZ WITH ZERO FLAG:




Figure 45, BGT WF CU




Figure 46, BGTZ CU WF

CALL, JUMP & RETURN:




Figure 47, CALL CU WF




Figure 48, JUMP CU WF




Figure 49, RETURN CU WF

LW & SV:




Figure 50, LW WAVEFORM CU




Figure 51, SV WV CU

The results show clearly that the Boolean expressions for control unit were accurate based on many results and based on PCSrc, Flags, Stages Enables, OPCODE, ETC

OPCODE WAVEFORMS:

After running the instruction written in the in instruction memory shown above in Figure[29] we obtained the following results:




Figure 52:ADDI instruction wave form

The wave form shown above in Figure[52] present the results of execution the instruction:

ADDI R1,R1,13.

As we can see the processor successfully took the register R1 as the first operand to the ALU which we can see in the value of RA on the left and also as a destination register shown in the value of RW and the immediate as the second operand of the ALU as shown in the value of (B), the value in R1 initially is zero and we can see that in the value of BusA and the result of the operation ADDI is presented in the write back Bus (BusW) which is 13 and this value will be written in the register R1 after 4 clock cycles.




Figure 53:ANDI instruction wave form

The wave form shown above in Figure[53] present the results of execution the instruction:

ANDI R2,R1,4.

As we can see the processor successfully took the register R1 as the first operand to the ALU which we can see in the value of RA on the left and the immediate as the second operand of the ALU as shown in the value of (B) and the register R2 as a destination register shown in the value of RW , the value in R1 is 13 from the previous instruction and we can see that in the value of BusA and the result of the operation ANDI is presented in the write back Bus (BusW) which is 4 and this value will be written in the register R2 after 4 clock cycles.




Figure 54:ADD instruction wave form

The wave form shown above in Figure[54] present the results of execution the instruction:

ADD R3, R1, R2.

As we can see the processor successfully took the register R1 as the first operand to the ALU which we can see in the value of RA on the left and the register R2 as the second operand of the ALU as shown in the value of (RB) and the register R3 as a destination register shown in the value of RW , the value in R1 is 13 and we can see that in the value of BusA, the value in R2 is 4 from the previous instruction and we can see that in the value of BusB and the result of the operation ADD is presented in the write back Bus (BusW) which is 17 and this value will be written in the register R3 after 4 clock cycles.




Figure 55:SUB instruction wave form

The wave form shown above in Figure[55] present the results of execution the instruction:

SUB R4, R2, R1.

As we can see the processor successfully took the register R2 as the first operand to the ALU which we can see in the value of RA on the left and the register R1 as the second operand of the ALU as shown in the value of (RB) and the register R4 as a destination register shown in the value of RW , the value in R1 is 13 and we can see that in the value of BusB, the value in R2 is 4 and we can see that in the value of BusA and the result of the operation SUB is presented in the write back Bus (BusW) which is -9 and this value will be written in the register R4 after 4 clock cycles.




Figure 56:AND instruction wave form

The wave form shown above in Figure[56] present the results of execution the instruction:

AND R5, R1, R2.

As we can see the processor successfully took the register R1 as the first operand to the ALU which we can see in the value of RA on the left and the register R2 as the second operand of the ALU as shown in the value of (RB) and the register R5 as a destination register shown in the value of RW , the value in R1 is 13 and we can see that in the value of BusA, the value in R2 is 4 and we can see that in the value of BusB and the result of the operation AND is presented in the write back Bus (BusW) which is 4 and this value will be written in the register R5 after 4 clock cycles.




Figure 57:LW instruction wave form

The wave form shown above in Figure[57] present the results of execution the instruction:

LW R6, R5,0.

As we can see the processor successfully took the register R5 as the first operand to the ALU which we can see in the value of RA on the left and the immediate as the second operand of the ALU as shown in the value of (B) and the register R6 as a destination register shown in the value of RW , the value in R5 is 4 from the previous instruction and we can see that in the value of BusA, and the result of the ALU will be the address input to the data memory as shown in the value of (memoADD) which will results to load the value of this address in the destination register R6, the value is shown in the write back Bus (BusW) which is 5 and we can confirm this value by looking at the content of the memory shown in Figure[22] at the address 4, this value will be written in the register R6 after 5 clock cycles.




Figure 58:SW instruction wave form

The wave form shown above in Figure[58] present the results of execution the instruction:

SW R4, R2,0.

As we can see the processor successfully took the register R2 as the first operand to the ALU which we can see in the value of RA on the left and the immediate as the second operand of the ALU as shown in the value of (B) and the register R4 as the register that holds the data to be stored in the memory shown in the value of RB , the value in R2 is 4 and we can see that in the value of BusA, and the result of the ALU will be the address input to the data memory as shown in the value of (memoADD) which will results to store the value of the register R4 in this address, the value is shown in the (memoDATA) which is -9 , this value will be stored in the memory after 4 clock cycles.




Figure 59: LBu instruction wave form

The wave form shown above in Figure[59] present the results of execution the instruction:

LBu R7, R2,0.

As we can see the processor successfully took the register R2 as the first operand to the ALU which we can see in the value of RA on the left and the immediate as the second operand of the ALU as shown in the value of (B) and the register R7 as a destination register shown in the value of RW , the value in R2 is 4 and we can see that in the value of BusA, and the result of the ALU will be the address input to the data memory as shown in the value of (memoADD) which will results to load the value of this address in the destination register R7, the value is shown in the write back Bus (BusW) which is 247 from a previous instruction after the unsigned extension for the loaded byte from the memory , this value will be written in the register R1 after 5 clock cycles.




Figure 60: LBs instruction waveform

The wave form shown above in Figure[60] present the results of execution the instruction:

LBs R1, R2,0.

As we can see the processor successfully took the register R2 as the first operand to the ALU which we can see in the value of RA on the left and the immediate as the second operand of the ALU as shown in the value of (B) and the register R1 as a destination register shown in the value of RW , the value in R2 is 4 and we can see that in the value of BusA, and the result of the ALU will be the address input to the data memory as shown in the value of (memoADD) which will results to load the value of this address in the destination register R1, the value is shown in the write back Bus (BusW) which is -9 from a previous instruction after the signed extension for the loaded byte from the memory , this value will be written in the register R1 after 5 clock cycles.




Figure 61:PC changes due to Branches instruction wave form

We have a series of different types of Branch instructions that we will analyze their effect by looking and the changes of the PC values from Figure [61]:

BGT R3, R2, 4: PC [20] the condition is true

BEQ R5, R2, 6: PC [22] the condition is true

BGT R3, R5, 4: PC [24] the condition is true

BGT R3, R2, 14: PC [26] the condition is true

BGT R3, R2, -2: PC [28] the condition is true

BEQ R1, R2, 6: PC [30] not reached

BLT R6, R5, 4: PC [32] not reached

BEQZ R1, R2, 4: PC [34] not reached

BLT R1, R2, -2: PC [36] not reached

BNE R1, R2, 4: PC [38] not reached

BNEZ R1, R2, -2: PC[42] not reached

After executing BGT R3, R2, 4 at PC [20] we can see that the next PC is 24 not 22 which indicate that the branch condition is true and the next instruction to be executed is BGT R3, R5, 4 at PC [24] and the next PC was 28 not 26, the next instruction to be executed is BGT R3, R2, -2 at PC [28] and the next PC is 26 not 30, back to the instruction that was skipped before at PC [26] BGT R3, R2, 14 the next PC is 40 not 28 which means the condition of the branch was true, the branches works by subtracting the operand

using the ALU which (the ALU) affect the Flags(zeroFlag, negativeFlag, overflowFlag) then they are used to determine what should the next PC be, all of the branch instruction takes 3 clock cycles to execute.




Figure 62:JMP instruction wave form

The wave form shown above in Figure [62] present the results of execution the instruction:

JMP 12.

The Jump instruction instantly jump to the desired PC values that is specified using the immediate part of the instruction unconditionally which we can see the effect of the jump instruction on the next PC that is 44 not 42 and it takes just 2 clock cycles to operate.




Figure 63: Call instruction wave form

The wave form shown above in Figure [63] present the results of execution the instruction:

CALL ,24.

Similarly to the Jump instruction, the CALL instruction instantly jump to the desired PC values that is specified using the immediate part of the instruction unconditionally which we can see the effect of the CALL instruction on the next PC that is 48 not 46, but the difference is the CALL instruction changes the value of the register R7 to the current PC +2 which we can see that the register R7 to place as a destination register in RW and the value of the write back bus is 44 which is PC+2, the CALL instruction takes 3 clock cycles to operate.




Figure 64:RET instruction wave form

The wave form shown above in Figure [64] present the results of execution the instruction:

RET.

The RET is very simple, it's basically put the value stored in the register R7 into the PC as we can see the value of the operand RA is R7 which contains 46 from the previous instruction, the next PC value is 46 and the instruction takes 2 clock cycles to operate.




Figure 65:SV instruction wave form

The wave form shown above in Figure [65] present the results of execution the instruction:

Sv R2,30.

As we can see the processor successfully took the register R2 as the first operand to the ALU which we can see in the value of RA on the left and the immediate to be stored in the memory shown in the value of B , the value in R2 is 4 and we can see that in the value of BusA which is going to be the address input to the data memory as shown in the value of (memoADD) which will results to store the value of the immediate in this address , the value is shown in the (memoDATA) which is 30 , this value will be stored in the memory after 3 clock cycles.

Conclusion:

This project required the design, implementation, and verification of a Verilog multicycle RISC processor. We succeeded in achieving the following goals with this project:

1. Design and Implementation: We created a five-stage multicycle processor that included stages for write-back, memory access, fetch, decode, and ALU. Carefully designed datapath and control path to support the provided ISA instructions. Important parts including memory, the ALU, and registers were combined to create a coherent CPU design. We carefully considered our design options to guarantee the accuracy and performance of the processor.
2. Control Signals: We created the control signals required to run the CPU. In order to guarantee correct instruction execution, truth tables and Boolean equations were developed.
3. Verification: A thorough verification environment was created, complete with a working testbench for the CPU. The ability of the processor to correctly handle a variety of instructions was demonstrated by the writing and execution of multiple test programs. Waveform diagrams were employed to confirm the accuracy of the processor and validate the results.
4. Teamwork: The project was a cooperative involving all team members who contributed to the design, implementation, testing, simulation, and report writing. Every phase of the project was fully covered by all the group team.
5. Documentation and Reporting: A thorough report that included test cases, simulation results, control signals, microarchitecture schematics, and design process documentation was put together. This report offers a thorough description of the project's progress and results.

All things considered, the project proved successful in fulfilling the objectives and proving that a multicycle RISC processor could be designed and verified. Our comprehension of computer architecture, Verilog design, and processor verification was improved by the practical experience this project provided.

References

[1]: CISC - Complex Instruction Set Computer

<https://www.andersdx.com/cisc-complex-instruction-set-computer/#:~:text=Processors%20designed%20with%20full%20set,works%20several%20low%2Dlevel%20acts.>

[2]: ARM

<https://www.arm.com/glossary/risc#:~:text=A%20Reduced%20Instruction%20Set%20Computer,typically%20found%20in%20other%20architectures.>

[3]: geeksforgeeks

<https://www.geeksforgeeks.org/computer-organization-risc-and-cisc/>

[4]: geeksforgeeks

<https://www.geeksforgeeks.org/multi-cycle-data-path-and-control/>