# Lab 2

**Shahed Ahmed** 


3/19/2023

CDA3203 Computer Logic Design
Spring 2023


Dr. Maria Petrie Florida Atlantic University

**Part 1:** A 1-bit Half Adder to add 2 binary bits (A, B) and results in a 1-bit Sum and 1-bit Carry-out (Cout) with only NAND gates.


# **Project Settings Snip**




## **Truth Table**



## K-maps and Simplest Sum of Products




## **Drawing Simplest NAND Circuit equivalent the Simplest Sum of Products**




```
HalfAdder_ShahedAhmed.vhd

    Simulator Tool


               ■-- ShahedAhmed
•
                 -- DR. Petrie
-- HalfAdder
44
                 library ieee;
use ieee.std_logic_ll64.all;
٨,
               mentity HalfAdder_ShahedAhmed is
ŧ≡
Œ
16 % %
18 %
                            -- Input ports
A,B : in STD_LOGIC;
         12
         14
15
                           -- Output ports
Cout,Sum: out STD LOGIC
0
                end HalfAdder_ShahedAhmed;
Z
         19
Ð
               ■architecture Structure of HalfAdder_ShahedAhmed is
         21
267
268
         23
ab/
                        -- Cut AB
                      -- CUT AB COUT <= (A NAND B) NAND (A NAND B);
-- Sum AB'+A'B Sum <= ((A NAND A) NAND B) NAND (A NAND (B NAND B));
25
         26
27
         28
                 end Structure;
```






**Part 2:** A 1-bit Full Adder to add 2 binary bits (A, B) and a 1-bit Carry-in (Cin) and results in a 1-bit Sum and 1-bit Carry-out (Cout) with only NAND gates.


# **Project Settings Snip**




#### **Truth Table**



## K-maps and Simplest Sum of Products



## **Drawing Simplest NAND Circuit equivalent the Simplest Sum of Products**



#### **VHDL Code**


```
FullAdder ShahedAhmed.vhd
                                                                                                                                            B Simulator Tool
                       -- ShahedAhmed -- DR.petrie -- FullAdder With NAND3 and NAAND 4
library ieee;
use ieee.std_logic_ll64.all;
mentity FullAdder_ShahedAhmed is
4
44
A.∕B
                                     port
( -- Input ports
A,B,Cin: in STD_LOGIC;
-- Output ports
Cout,Sum: out STD_LOGIC
                        丰
賃
               10
11
12
13
14
15
16
17
18
19
20
21
22
∕$
                         );
end FullAdder_ShahedAhmed;
%
                        architecture Structure of FullAdder_ShahedAhmed is
SIGNAL W1,W2,W3,W4 : STD_LOGIC;
                        COMPONENT NAND3_ShahedAhmed is
 Û
                       port


(A,B,C : in STD_LOGIC;

x : out STD_LOGIC;
end COMPONENT NAND3_ShahedAhmed;

COMPONENT NAND4_ShahedAhmed is
Z
₽
267
268
                          port
(A,B,C,D : in STD_LOGIC;
x : out STD_LOGIC);
end COMPONENT NAND4_ShahedAhmed;
               23
ab/
               24
25
26
27
28
                        begin
                           --- sum
N1: NAND3 ShahedAhmed PORT MAP (A, (B NAND B), (Cin NAND Cin),W1);
N2: NAND3_ShahedAhmed PORT MAP (A NAND A),(B NAND B),Cin,W2);
N3: NAND3_ShahedAhmed PORT MAP (A, B,Cin,W3);
N4: NAND3_ShahedAhmed PORT MAP ((A NAND A),B, (Cin NAND Cin),W4);
N5: NAND4_ShahedAhmed PORT MAP (W1,W2,W3,W4,Sum);
2
               29
30
31
32
33
34
                           -- GULE C1:NAND3_ShahedAhmed FORT MAP (A NAND B,A NAND Cin,B NAND Cin,Cout) ; end Structure;
```


## **Successful Compilation**






**Part 3:** A 4-bit Adder to add 2 4 bit binary numbers (A3,A2,A1,A0 and B3,B2,B1,B0 with A0 and B0 being least significant bits) and a 1-bit Carry-in (Cin), and results in a 4-bit Sum (S3,S2,S1,S0) and 1-bit Carry-out (Cout) with the 1-bit Full Adder component you built.

## **Project Settings Snip**





#### Draw of your circuit



#### **VHDL Code**


```
🎨 fourbitadder_shahedahmed.vhd
nourbitadder_shahedahmed.vhd
            ■-- ShahedAhmed
2
             -- Dr.petrie
44
        3
              -- 4bit FullAdder with FullAdder
             library ieee;
         4
        5
             use ieee.std_logic_ll64.all;
{}
         6
        7
             use work.add package ShahedAhmed.all;
+=
        8
            entity FourbitAdder ShahedAhmed is
ŧ
       10
                  port
       11
            12
                      Cin: in STD_LOGIC;
                      A,B: in STD_LOGIC_VECTOR(3 DOWNTO 0);
S : out STD_LOGIC_VECTOR(3 DOWNTO 0);
       13
%
       14
                      Cout: out STD LOGIC);
       15
⅙
       16
             end FourbitAdder_ShahedAhmed;
0
       17
       18
7
       19
            architecture Structure of FourbitAdder_ShahedAhmed is
       20
₽
       21
              SIGNAL C : STD_LOGIC_VECTOR(3 DOWNTO 1);
267
268
       22
       23
           begin
ab/
       24
              S0: FullAdder_ShahedAhmed PORT MAP (A(0), B(0), Cin, C(1), S(0));
       25
              S1: FullAdder ShahedAhmed PORT MAP (A(1), B(1), C(1), C(2), S(1));
              S2: FullAdder_ShahedAhmed PORT MAP (A(2), B(2), C(2), C(3), S(2));
       26
              S3: FullAdder_ShahedAhmed PORT MAP (A(3), B(3), C(3), Cout, S(3));
       27
=
       28
       29
2
       30
             end Structure ;
```






**Part 4:** A 8-bit Adder to add 2 8-bit binary numbers (A7,A6,A5,A4,A3,A2,A1,A0 and B7,B6,B5,B4,B3,B2,B1,B0 with A0 and B0 being least significant bits) and a 1-bit Carry-in (Cin), and results in a 4-bit Sum (S7,S6,S5,S4,S3,S2,S1,S0) and 1-bit Carry-out (Cout) with the 1-bit Full Adder component you built.

## **Project Settings Snip**





## **Draw your circuit HERE**



#### **VHDL Code**


```
🎨 eightbitadder_shahedahmed.vhd*
eightbitadder_shahedahmed.vhd*
            ■--Shahed Ahmed
2
             -- Dr.Petrie
åά
        3
             --8 bitFullAdder With 4bitFullAdder
        4
             library ieee;
        5
             use ieee.std logic 1164.all;
             use work.add package ShahedAhmed.all;
           entity EightbitAdder_ShahedAhmed is
•
        8
        9
                 Port
賃
       10
                     Cin: in STD_LOGIC;
       11
       12
                     A,B: in STD LOGIC VECTOR(7 DOWNTO 0);
%
                     S : out STD_LOGIC_VECTOR(7 DOWNTO 0);
       13
%
                     Cout: out STD LOGIC);
       15
             end EightbitAdder_ShahedAhmed;
       16
0
       17
           ■architecture Structure of EightbitAdder_ShahedAhmed is
             SIGNAL C : STD_LOGIC_VECTOR(1 DOWNTO 1);
       18
Z
       19
           begin
             S1:FourbitAdder ShahedAhmed PORT MAP(Cin,A(3 DOWNTO 0),B(3 DOWNTO 0),S(3 DOWNTO 0),C(1));
20
             S2:FourbitAdder ShahedAhmed PORT MAP(C(1), A(7 DOWNTO 4), B(7 DOWNTO 4), S(7 DOWNTO 4), Cout);
       21
267
268
       22
       23
             end Structure;
```





**Part 5:** A 16-bit Adder to add 2 16-bit binary numbers(A15,A14,A13,A12,A11,A10,A9,A8,A7,A6,A5,A4,A3,A2,A1,A0 and B15,B14,B13,B12,B11,B10,B9,B8,B7,B6,B5,B4,B3,B2,B1,B0 with A0 and B0 being least significant bits) and a 1-bit Carry-in (Cin), and results in a 16-bit Sum (S15,S14,S13,S12,S11,S10,S9,S8,S7,S6,S5,S4,S3,S2,S1,S0) and 1-bit Carry-out (Cout) with component you built

#### **Project Settings Snip**




< Back

Finish


Cancel


## Draw your circuit Here



## **VHDL Code**

```
🎨 sixteenbitAdder_ShahedAhmed.vhd
                                                                    add_package_ShahedAhmed.vhd
👽 sixteenbitAdder_ShahedAhmed.vhd
        1
            ■--Shahed Ahmed
2
              -- Dr.Petrie
44
             --16 bitFullAdder With 8bitFullAdder
        3
             library ieee;
A ...
        5
             use ieee.std_logic_1164.all;
7
             use work.add_package_ShahedAhmed.all;
            entity sixteenbitAdder ShahedAhmed is
+
        8
                  Port
        9
            Œ
                  (
                      Cin: in STD LOGIC;
       10
                      A,B: in STD LOGIC VECTOR(15 DOWNTO 0);
       11
                      S : out STD LOGIC VECTOR(15 DOWNTO 0);
       12
%
       13
                      Cout: out STD LOGIC);
2
       14
             end sixteenbitAdder_ShahedAhmed;
       15
1/4
       16
0
       17
            architecture Structure of sixteenbitAdder_ShahedAhmed is
       18
             SIGNAL C : STD LOGIC VECTOR(1 DOWNTO 1);
\mathbb{Z}
       19
€2
       20
       21
            ■begin
267
268
       22
       23
             S1: EightbitAdder ShahedAhmed PORT MAP(Cin,A(7 DOWNTO 0),B(7 DOWNTO 0),S(7 DOWNTO 0),C(1));
ab/
       24
             S2: EightbitAdder ShahedAhmed PORT MAP(C(1), A(15 DOWNTO 8), B(15 DOWNTO 8), S(15 DOWNTO 8), Cout);
       25
             end Structure;
```





## Extra Credit

Package:

18 19

20 21

22

23

24

begin

end;

-- fix

267 268

ab/

```
│ 🕸 add_package_ShahedAhmed.vhd
sixteenbitAdder_ShahedAhmed.vhd
            LIBRARY ieee ;
USE ieee.std_logic_ll64.all ;
44
           PACKAGE add package ShahedAhmed IS
^...<sub>B</sub>
           COMPONENT FullAdder ShahedAhmed is
{}
           port
        6
       7
+
                    A,B,Cin : in STD LOGIC;
       8
                    Cout, Sum: out STD LOGIC
       9
+
      10
      11
            end COMPONENT FullAdder ShahedAhmed;
           COMPONENT FourbitAdder ShahedAhmed is
      13
      14
                port
                 ( Cin: in STD_LOGIC;
      15
          A,B: in STD_LOGIC_VECTOR(3 DOWNTO 0);
      16
0
                    S : out STD_LOGIC_VECTOR(3 DOWNTO 0);
      17
      18
                    Cout: out STD LOGIC);
Z
            end COMPONENT FourbitAdder ShahedAhmed;
      19
₩2
               COMPONENT EightbitAdder ShahedAhmed is
      20
      21
267
268
      22
                Port
      23
           ab/
                    Cin: in STD LOGIC;
      24
                    A,B: in STD_LOGIC_VECTOR(7 DOWNTO 0);
      25
      26
                    S : out STD LOGIC VECTOR (7 DOWNTO 0);
....:
                    Cout: out STD LOGIC);
      27
            end COMPONENT EightbitAdder ShahedAhmed;
      28
            END add package ShahedAhmed;
NAND 3:
 NAND3_ShahedAhmed.vhd
             ■-- A library clause declares a name as a library.
----
          2
               -- does not create the library; it simply forward declares
袖
         3
               -- it.
               library ieee;
         5
               use ieee.std logic 1164.all;
{}
          6
         7
             entity NAND3 ShahedAhmed is
*
         8
=
         9
                    port
        10
                    (
        11
                         -- Input ports
        12
                        A,B,C : in STD LOGIC;
        13
                         -- Output ports
        14
                                 : out STD LOGIC
                        х
        15
⅙
                    );
               end;
        16
 0
        17
```

architecture Structure of NAND3 ShahedAhmed is

x <= (( A NAND B) NAND (A NAND B)) NAND C;

## NAND4:

```
NAND4_ShahedAhmed.vhd
2
            library ieee;
44
            use ieee.std_logic_l164.all;
       3
        4
           entity NAND4_ShahedAhmed is
        5
{}
       6
       7
                port
ŧ
       8
                (
       9
                    -- Input ports
      10
                    A,B,C,D : in STD LOGIC;
       11
                    -- Output ports
       12
                          : out STD_LOGIC
       13
                );
       14
            end;
%
       15
           architecture Structure of NAND4 ShahedAhmed is
       16
       17
       18
      19
          begin
       20
       21
            x <= ((A NAND B) NAND (A NAND B)) NAND ((C NAND D) NAND (C NAND D));
267
268
       22
       23
            end;
```

display all group values in decimal: check timing diagram 4bit to 16bit

TD\_LOGIC\_VECTOR: Check 4 bit to 16 bit

Extra credit + if submit before Monday said by Dr.petrie