# CDA 3203 – Computer Logic Design Fall 2022 – Dr. Petrie

Name	
Lab 3	/100 pts

Lab 3: The objectives of this lab are:

- 1) 16 pts. Truth Table, Timing Diagram and Excitation Tables that describe the behavior of D, T, S-R and J-K Flip Flops.
- 2) 20 pts. Simulate in Altera Quartus a Flip Flop in VHDL using Behavioral Architecture.
- 3) 20 pts. Design and simulate a 1-bit register component.
- 4) 20 pts. Design and simulate a 16-bit register component.
- 5) 20 pts. Design and simulate a RAM with 8 registers.
- 6) 20 pts. Design and simulate a program counter.

Submit a Lab Report with the required documentation.

### 1. 16 pts. Handwork

Complete Truth Table and Timing Diagram for each Flip Flops, all inputs are active high, clock is positive-edge triggered (rising edge)

1.1	D	Fl	ip	F	lop	
-----	---	----	----	---	-----	--

D	Q	Command	Q+
	0	Make	0
١	0 1	Q=0	0
1	0	Make	1
1	1	Q =1	1

1.2 T Flip Flop

Т	Q	Command	Q+
0	0	Hold	0
U	1		1
1	0	( I .	1
1	1	toggle	0


1.3 S-R Flip Flop

S	R	ď	Command	¢
0	0	0	HOLD	0
U	0	1		1
	1	0	RESET	0
0	1	1	RESET	0
1	0	0	SET	1
1	U	1	OL I	1
1	1	0	INVALID	?
1	1	1	INVALID	?

1.4 J-K Flip Flop

	21.10 K.111p.110p					
J	Κ	Q	Command	Q+		
0	0	0	HOLD	0		
0	U	1	HOLD	1		
0	1	0	RESET	0		
U	1	1	KLOLI	0		
1	0	0	SET	1		
1	0	1	OLI	1		
1	1	0	<b>T</b>	1		
1	1	1	Toggle	0		

clock 0											
D 1		 						        			-
Q 0	R		5	 	R			R			ς
clock 0	K		<u> </u>		<u> </u>						
T 1 0											
Q 0	T		H9/3	L	ાત		τ		T		T
clock 0											
S 0								Ш			-
R 0			1								
Q 1	019	In			0			In	///	7//	
4	019	þ			S	F	1	ln,	J	2	3



1.5 Excitation Tables are used to figure out what you need to place on the input of a flip flop to force Q to the desired transition. Look at Truth Tables in the previous page to find what commands and flip flop input values are needed to force next transition.

Note: all inputs of the flip-flopss are active high

Q→Q⁺	Command	D
0→0	Make Q=0	0
0→1	Make Q=1	1
1→0	Make Q=0	0
1→1	Make Q=1	1

Q→Q⁺	Command	Т
0→0	Hold	0
0→1	toggle	1
1→0	toggle	1
1→1	Hold	0

Q→Q⁺	Commands	S R
0 → 0	Hold	0X
	reset	
0→1	set	10
1→0	reset	01
1→1	Hold set	X0


Q→Q⁺	Commands	JK
0→0	Hold	0X
	reset	071
0→1	toggle	1X
	Set	
1→0	Set toggle	X1
	reset	
1 → 1	Hold	X0
	set	

# 2. Design and Simulation of Sequential Components in Altera Quartus using VHDL

VIEW LAB 3 EXPLAINED VIDEO FOR MORE DETAILS, CODE AND DIAGRAMS


## 2.1 Data Flip Flop (DFF)

Below is the schematic for a Data Flip Flop, which part of



Up to now we have used a **Structural** VHDL description of how to connect the hardware components that make up the circuit. To the right is the *Behavioral* VHDL description of the circuit, which looks more like a software program and describes how it behaves instead of how it is built. Use this code to Simulate the DFF

The VHDL statement **process** is used to execute the body of the process (enclosed between the begin and end process) each time a signal in the sensitivity list (in parenthesis) changes. You also see the conditional statement if, then, end if which works exactly as you experience in programming. In the condition, you see the rising\_edge built-in VHDL clock function, which is true when a signal transitions from low to high. There is also a falling\_edge function available in VHDL for negative edge triggered flip flops. Use the code at right and set the clock input to Value -> Clock In the Timing Diagram, and D values to mimic Ex. 1.1.



```
-- Data Flip Flop positive-edge triggered
-- Behavioral VHDL model
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY DFF PetrieMaria IS
   PORT (D, clock: IN STD LOGIC;
                 : INOUT STD LOGIC );
         Q
END DFF PetrieMaria;
ARCHITECTURE Behavior OF DFF PetrieMaria IS
BEGIN
-- Update on the rising edge of the clock
   PROCESS (clock)
   BEGIN
      IF (RISING EDGE(clock)) THEN
          O <= D;
      END IF;
   END PROCESS;
```

- -- In .vwf Timing Diagram set values of inputs to mimic 1.1:
- -- clock input to Value -> Clock

END Behavior;


- and adjust the parameters to set the Duty Cycle, length
- of simulation, and Period; and
- -- D input to same values as in Timing Diagram in 1.1


Turn in the snips of Project Setting, VHDL, Successful Compilation, and Timing Diagram in the portfolio


## 2.2 1-bit Register

At right are 3 descriptions of a 1-bit register. Design and simulate in VHDL. You can use either the Structural or the Behavioral approach to specify it. Set the inputs of the timing diagram to match the one at right.


Turn in the snips of Project Setting, VHDL, Successful Compilation, and Timing Diagram in the portfolio.








# 2.3 16-bit Register






out(t) = out(t-1)



## 2.4 Program Counter Register





-- A 16-bit counter with control bits.

-- if 
$$reset(t-1)$$
 out(t) = 0 // resetting  
-- else if  $load(t-1)$  out(t) =  $in(t-1)$  // setting  
-- else if  $inc(t-1)$  out(t) =  $out(t-1) + 1$  // incrementing  
-- else out(t) =  $out(t-1)$  // maintaining




#### 2.5 8 Register RAM






### 2.6 Extra Credit - n-Register RAM - RAM64 - made up of 8 RAM8s



## 2.7 Extra Credit - Arithmetic Logic Unit - ALU - See video Nov. 29 for NAND2Tetris HDL Code explained

CHIP ALU {

ΙN



```
x[16], y[16],// 16-bit inputs
                      // zero the x input?
        ZX.
                      // negate x input?
        nx,
                      // zero y input?
// negate y input?
        zy,
        ny,
                      // compute out=x+y (if 1)
        f,
                      // or out = x & y (if 0)
                      // negate out output?
        no;
    OUT
                        // 16-bit output
        out[16],
                        // 1 if (out==0), 0 otherwise
                        // 1 if (out<0),
                                          0 otherwise
    PARTS:
Mux16(a=x,b[0..15]=false,sel=zx,out=zdx); //Zero the x
Not16(in=zdx,out=notx);
                                            //Not the x
Mux16(a=zdx,b=notx,sel=nx,out=ndx);
                                        //chose x or notx
Mux16(a=y,b[0..15]=false,sel=zy,out=zdy); //Zero the y
Not16 (in=zdy, out=noty);
                                            //Not the y
Mux16(a=zdy,b=noty,sel=ny,out=ndy);
                                        //chose y or noty
Add16(a=ndx,b=ndy,out=xplusy);
                                            //x+y
                                            //x&y
And16 (a=ndx, b=ndy, out=xandy);
Mux16(a=xandy,b=xplusy,sel=f,out=fxy);//chose function
Not16(in=fxy,out=nfxy);
                                 //not the output or not
Mux16(a=fxy,b=nfxy,sel=no,out=oo);
                                        //chose if not f
Or16Way(in=oo,out=o); //for zr (if any 1's in oo, o=1
Not(in=o,out=zr);
                        //NOT o to detect no 1's (all 0's)
And 16(a[0..15] = true, b = 00, out[15] = ng, out[0..14] = drop); //ng
// AND oo with all 1's, ng=out[15]=msb, if 1= neg, 0=pos
Or16(a=oo,b[0..15]=false,out=out); //oo=output
```