### Lab 3

Shahed Ahmed 4/9/2023


CDA 3203 Computer Logic Design
Spring 2023

Dr. Maria Petrie Florida Atlantic University


### Handwork


### 1.1 - D Flip Flop

D	Q	Command	Q+
0	0	Make Q=0	0
	1		0
1	0	Make	1
	1	Q =1	1





### 1.2 - T Flip Flop







### 1.3 - S-R Flip Flop







### 1.4 – J-K Flip Flop







### 1.5 - Excitation Tables












### 2 - Design and Simulation of Sequential Components in Altera Quartus using VHDL

### 2.1 - Data Flip Flop (DFF)




```
off_shahedahmed.vhd
          ■-- Shahed Ahmed
---
           -- Data Flip Flop
44
           -- Dr.petrie
            -- Data Flip Flop positive-edge triggered
       4
А В
           -- Behavioral VHDL model
{}
           LIBRARY ieee;
       6
           USE ieee.std logic 1164.ALL;
•
       8 ENTITY DFF_ShahedAhmed IS
          PORT (D, clock: IN STD LOGIC;
ŧ
                 Q : INOUT STD_LOGIC );
      10
      11 END DFF ShahedAhmed;
      12 ARCHITECTURE Behavior OF DFF_ShahedAhmed IS
%
      13
      14
           -- Update on the rising edge of the clock
      15 PROCESS (clock)
%
      16 BEGIN
0
      17
          ■ IF (RISING EDGE(clock)) THEN
      18
                 Q <= D;
7
      19
          END IF;
END PROCESS;
      20
            END Behavior;
```







### 2.2 - 1-Bit Register




```
🎨 Register_1bit_ShahedAhmed.vhd*
Register_1bit_ShahedAhmed.vhd*
       1 ■--ShahedAhmed
       2
           -- l bit register
       3
           -- Dr.petrie
       4
           Library ieee;
       5 USE IEEE.std logic 1164.ALL;
{}
       6 ENTITY Register 1bit ShahedAhmed IS
       7 PORT (D,Clock,load: IN STD LOGIC;
+=
       8
                Q: INOUT STD LOGIC );
       9 END Register 1bit ShahedAhmed;
+
      10 ARCHITECTURE Behavioral OF Register 1bit ShahedAhmed IS
      11 BEGIN
      12 PROCESS (Clock )
      13 BEGIN
%
      14 FIF (RISING_EDGE ( Clock)) THEN
      15 ■
               IF load = 'l' then
%
      16
                    Q <= D;
      17
                else
      18
                    Q <= Q;
7
           END IF;
      19
      20
           END IF;
₩
           End PROCESS;
       21
           END Behavioral;
       22
```







### 2.3 - 16-Bit Register




```
🎨 Register_16Bit_ShahedAhmed.vhd*
           ■--ShahedAhmed
---
        2
            -- 16 bit register
44
            -- Dr.petrie
        3
            Library ieee;
        4
            USE IEEE.std logic 1164.ALL;
        5
           ■ENTITY Register_16Bit_ShahedAhmed IS
{}
        6
           ■ PORT (D: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
        7
+ =
                   Clock, load: IN STD LOGIC;
        8
                 Q: INOUT STD LOGIC VECTOR(15 DOWNTO 0));
        9
+
       10
           END Register 16Bit ShahedAhmed;
1
           ■ARCHITECTURE Behavioral OF Register 16Bit ShahedAhmed IS
       11
       12
           ■ BEGIN
74
       13
          ■ PROCESS (Clock )
       14
            BEGIN
       15
          ■ IF (RISING_EDGE ( Clock)) THEN
76
       16
              IF load = 'l' then
          0
                    Q <= D;
       17
       18
7
       19
                     Q \ll Q;
₩
            END IF;
       20
       21
            END IF:
       22
            End PROCESS;
       23
            END Behavioral;
ab/
```







### 2.4 - Program Counter Register




```
Register_PC_ShahedAhmed.vhd
Register_PC_ShahedAhmed.vhd
             =-ShahedAhmed
---
               -- 16-bit Program Counter
               -- Dr.petrie
đά
               Library ieee;
۸.۲<sub>8</sub>
              USE IEEE.std_logic_1164.ALL;
              USE IEEE.std_logic_arith.ALL;
USE IEEE.std_logic_unsigned.ALL;
+=
        8 ENTITY Register PC ShahedAhmed IS
9 PORT ( D : IN STD_LOGIC_VECTOR(15 DOWNTO 0 );
賃
                     Clock, load, reset, inc: INOUT STD LOGIC;
                     Q : INOUT STD LOGIC VECTOR(15 DOWNTO 0) );
              END Register PC ShahedAhmed ;
%
        13
             ARCHITECTURE Behavioral OF Register_PC_ShahedAhmed IS
%
             BEGIN
            PROCESS (Clock )
%
              BEGIN
 0
        17
             ■ IF (RISING_EDGE (Clock)) THEN
        18
                   if reset = 'l' then
\overline{Z}
                       Q <= "00000000000000000;
        19
20
                   elsif load = '1' then
                   Q <= D;
elsif inc = 'l' then
        21
267
268
        22
                       Q <= Q + 1;
        23
ab/
        24
             \equiv
                   Else
                        Q <= Q;
        25
        26
        27
=
        28
               END IF;
2
        29
               END IF;
               END PROCESS;
        30
        31
               END Behavioral;
```





### 2.5 - 8 Register RAM



```
ram_8register_shahedahmed.vhd*
                ■--ShahedAhmed
--Dr.petrie
                  -- 8-Register RAM Positive Edge Triggered
14
                  Library ieee;
M<sub>B</sub>
                  USE ieee.std_logic_l164.ALL;
USE ieee.std logic arith.ALL;
                  USE ieee.numeric_std.ALL;
          OSE Jeer-Humerlo-Schi-Auch

B = ENTITY RAM @ Register ShahedAhmed IS

PORT( D : IN STD_LOGIC_VECTOR(15 DOWNTO 0);


load, clock : IN STD_LOGIC;


address : IN STD_LOGIC_VECTOR (2 DOWNTO 0);

Q : INOUT STD_LOGIC_VECTOR(15 DOWNTO 0));
Ē
E
         11
*
         12
                  END RAM_8Register_ShahedAhmed;
%
                ■ ARCHITECTURE Behavior OF RAM_SRegister_ShahedAhmed IS
TYPE Array8x16 IS ARRAY(7 DOWNTO 0) OF STD_LOGIC_VECTOR(15 DOWNTO 0);
         15
%
                  SIGNAL RAM : Array8x16;
0
         17
                  SIGNAL index : INTEGER RANGE 0 to 7;
                BEGIN
         18
\overline{Z}
         19
                PROCESS (clock)
20
                 BEGIN
               ■ IF (rising_edge(clock)) THEN
■ IF (load='l') THEN
         21
267
268
                        For index in 0 to 7 loop
if (address = STD_LOGIC_VECTOR(to_unsigned(index,3))) then
         23
ab/
         24
25
                1
                              RAM(index)<=D;
         26
                              END IF:
         27
28
                              End loop;
1
                        O<=D:
         29
                ■ELSE
2
                       For index in 0 to 7 loop

if (address = STD_LOGIC_VECTOR(to_unsigned(index,3))) then

Q<=RAM(index);
         30
                =
          31
          32
          33
                              END IF:
          34
                              End loop:
                  END IF;
          35
                  END IF:
                  END PROCESS:
                  END Behavior;
          38
```





Add your
Project Wizard
Settings snip
HERE

### Add your VHDL Code Here

# Add Successful Compilation Snip Here

### Add Timing Diagram Here

Add your
Project Wizard
Settings snip
HERE

## Add your VHDL Code Here

## Add Successful Compilation Snip Here

### Add Timing Diagram Here