

Lab 3

Shahed Ahmed

4/9/2023

CDA 3203 Computer Logic Design

Spring 2023

Dr. Maria Petrie


Florida Atlantic University

Handwork

1.1 - D Flip Flop

1.1 D Flip Flop


D	Q	Command	Q+
0	0	Make Q=0	0
	1		0
1	0	Make Q=1	1
	1		1



1.2 - T Flip Flop

1.2 T Flip Flop


T	Q	Command	Q+
0	0	Hold	0
	1		1
1	0	toggle	1
	1		0



1.3 – S-R Flip Flop

1.3 S-R Flip Flop


S	R	Q	Command	Q+
0	0	0	HOLD	0
	0	1		1
0	1	0	RESET	0
	1	1		0
1	0	0	SET	1
	1	1		1
1	1	0	INVALID	?
	1	1		?



1.4 – J-K Flip Flop

1.4 J-K Flip Flop

J	K	Q	Command	Q+
0	0	0	HOLD	0
	0	1		1
0	1	0	RESET	0
	1	1		0
1	0	0	SET	1
	1	1		1
1	1	0	Toggle	1
	1	1		0



1.5 – Excitation Tables

Q→Q*	Command	D
0→0	Make Q=0	0
0→1	Make Q=1	1
1→0	Make Q=0	0
1→1	Make Q=1	1



Q→Q*	Command	T
0→0	Hold	0
0→1	toggle	1
1→0	toggle	1
1→1	Hold	0

Q→Q*	Commands	S R
0→0	Hold reset	0X
0→1	set	10
1→0	reset	01
1→1	Hold set	X0



Q→Q*	Commands	J K
0→0	Hold reset	0X
0→1	toggle Set	1X
1→0	toggle reset	X1
1→1	Hold set	X0

2 – Design and Simulation of Sequential Components in Altera Quartus using VHDL

2.1 – Data Flip Flop (DFF)



2.2 – 1-Bit Register



Register_1bit_ShahedAhmed.vhd

Compiler Tool

```
1  --ShahedAhmed
2  -- 1 bit register
3  -- Dr.petrrie
4  Library ieee;
5  USE IEEE.std_logic_1164.ALL;
6  ENTITY Register_1bit_ShahedAhmed IS
7  PORT (D,Clock,load: IN STD_LOGIC;
8        Q: INOUT STD_LOGIC);
9  END Register_1bit_ShahedAhmed ;
10 ARCHITECTURE Behavioral OF Register_1bit_ShahedAhmed IS
11 BEGIN
12 PROCESS (Clock )
13 BEGIN
14 IF (RISING_EDGE ( Clock)) THEN
15 IF load = '1' then
16 Q <= D;
17 else
18 Q <= Q;
19 END IF;
20 END IF;
21 End PROCESS;
22 END Behavioral ;
```

Compiler Tool

Analysis & Synthesis: 100 % 00:00:03

Filter: 100 % 00:00:02

Assembler: 100 % 00:00:01

Classic Timing Analyzer: 100 % 00:00:01


Full Compilation: 100 % 00:00:07

Start Stop Report



Quartus II



Full Compilation was successful (6 warnings)

OK







2.3 – 16-Bit Register









2.4 – Program Counter Register





2.5 – 8 Register RAM





2.6 – Extra Credit – n Register RAM – RAM64

**Add your
Project Wizard
Settings snip
HERE**

**Add your VHDL
Code Here**

**Add Successful
Compilation Snip
Here**

**Add Timing Diagram
Here**

2.7 – Extra Credit – Arithmetic Logic unit -ALU

**Add your
Project Wizard
Settings snip
HERE**

**Add your VHDL
Code Here**

**Add Successful
Compilation Snip
Here**

**Add Timing Diagram
Here**