Lab 1

Shahed Ahmed

2/16/2023

CDA 3203 Computer Logic Design
Spring 2023

Dr. Maria Petrie Florida Atlantic University

Part 1: Design 9 circuits by completing below: Draw the symbol for the gate, its Truth Table, its Simplest Sum of Products Expression, draw its NOT-AND-OR Equivalent Circuit, its all-NAND Equivalent Circuit.

1.1 NOT gate.

Draw NOT gate	Truth Table and Canonical Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit	
	A NOT(A) 1 1 0 0 Y1=A'	A-DoxA	A DO A	

1.2- AND gate

Draw AND gate	Truth Table and Canonical Sum of Products Equation		NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
D	A B 0 0 0 1 1 0 1 1	AND(A,B) 0 0 0 1	A ABX	AB AB AB

1.3- OR gate

Draw OR gate	Truth Table and Canonical Sum of Products Equation		al Sum of	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
2	A 0 0 1 1	B 0 1 0 1 1 3=A+E	OR(A,B) 0 1 1 1	A A A A B	ALDO B A+B

1.4- XOR gate

Draw XOR gate	Truth Table and Canonical Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
	A B XOR(A,B) 0 0 0 0 1 1 1 0 1 1 1 0 Y4= A'B + AB'	NOT-AND-OR Equivalent	A+B

1.5- NAND gate

Draw NAND gate	Canoi	n Table and nical Sum of cts Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
	A B 0 0 0 1 1 0 1 1	NAND(A,B) 1 1 1 0 A'B'+A'B+AB'	A DAB ABABTAB B DOB DAB	A AB B ĀB

1.6- NOR gate

Draw NOR gate	Truth Table and Canonical Sum of Products Equation			NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
	A 0 0 1	B 0 1 0 1	NOR(A,B) 1 0 0 0	B DB	A DOM AND


1.7- XNOR gate

Draw XNOR gate	Truth Table and Canonical Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
	A B XNOR(A,B) 0 0 1 0 1 0 1 0 0 1 1 1 Y7=A'B'+AB	A A B AB A	A AB AB AB AB AB

1.8-2 to 1 Encoder or Multiplexer (Mux)

Draw 2to1 Mux	Truth Table and Canonical Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
Mux	s X1 X2 Mux 0 0 0 0 0 0 1 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	STATE SXIT STATE	XI SHAT SHAT SHATE

1.9-2 to 4 decoder or Demultiplexer (DMux)




Part 2. Create a new project in Altera Quartus using VHDL instead of a schematic simulate the Mux2to1 using all-NAND gates.

Project Wizard





Mux2to1 Diagram




```
Mux2to1_ShahedAhmed.vhd
        1 =-- Shahed Ahmed
----
            -- DR. Petrie
44
            -- 2tol
        4
           library ieee;
A.
        5
           use ieee std logic 1164 all;
7
        6 mentity Mux2tol ShahedAhmed is
        7
+
        8
靊
       9
                port
       10
       11
%
       12
                    -- Input ports
       13
                    x1, x2, s : in std LOGIC;
       14
       15
                    -- Output ports
*
       16
                    f : out std LOGIC);
0
       17
       18
             end Mux2tol ShahedAhmed;
7
       19
₩.
       20
          architecture LogicFunc of Mux2tol ShahedAhmed is
       21
267
268
       22
          begin
       23
ab/
       24
             f <= ((s Nand s) NAND x1) NAND (s NAND x2);
       25
             end LogicFunc;
       26
1
2
```

Successful Compilation







Project Wizard




Mux4to1 Diagram







VHDL code




Successful Compilation






Part 4. Design and simulate an 8-to-1 Multiplexer (Mux) using only Mux4to1 and/or Mux2to1 components.

Project Wizard




Mux8to1 Diagram




VHDL code

```
Mux8to1_ShahedAhmed.vhd*
             -- Dr.petrie
44
        3
             -- 8 to 1
A ...
        5
             library ieee;
7
             use ieee.std_logic_l164.all;
            entity Mux8tol ShahedAhmed is
+=
        8
        9
£
       10
                      10,11,12,13,14,15,16,17,82,81,80: in STD_LOGIC;
1
       11
       12
                      f : out STD_LOGIC);
%
       13
             end Mux8tol_ShahedAhmed;
%
           architecture Structure of Mux8tol_ShahedAhmed is
       15
                  Signal fl,f2: STD_LOGIC;
*
                  COMPONENT Mux4tol ShahedAhmed is
       17
                  port
77
       19
                      -- Input ports
                     I0, I1, I2, I3, S1, S0: in STD_LOGIC;
€2
       21
                      -- Output ports
267
268
                      f : out STD_LOGIC);
       23
       24
             End COMPONENT Mux4tol_ShahedAhmed;
25
            COMPONENT Mux2tol ShahedAhmed is
       28
       29
                       -- Input ports
2
       30
                      x1, x2, s : in STD_LOGIC;
       31
       32
                      -- Output ports
       33
                      f : out STD_LOGIC);
       34
             End COMPONENT Mux2tol ShahedAhmed;
       35
       36
       37
             Mux0: Mux4tol_ShahedAhmed Port MAP (I0,I1,I2,I3,S2,S1,f1);
       38
             Mux1: Mux4tol_ShahedAhmed Port MAP (I4, I5, I6, I7, S2, S1, f2);
       39
             Mux2: Mux2tol_ShahedAhmed Port MAP (f1,f2,S0,f);
       40
       41
             end Structure ;
```


Successful Compilation






Part 5. Design and simulate a 16-to-1 Multiplexer (Mux) using only Mux8to1, Mux4to1 and/or Mux2to1.

Project Wizard



Mux16to1 Diagram



VHDL code

```
Mux16to1_ShahedAhmed.vhd
           ■-- ShahedAhmed
---
            -- Dr.Petrie
             -- Mux16tol
44
            library ieee;
A. B
             use ieee.std_logic_ll64.all;
{}
        6 mentity Mux16tol_ShahedAhmed is
•=
        8 🔳
                     IO,II,I2,I3,I4,I5,I6,I7,I8,I9,I10,I11,I12,I13,I14,I15,S3,S2,S1,S0: in STD_LOGIC;
ŧ
       10
                      f : out STD LOGIC);
       11 end Mux16tol_ShahedAhmed;
       12
%
       13
           architecture Structure of Mux16tol ShahedAhmed is
%
                 Signal fl,f2: STD_LOGIC;
*
       15
           COMPONENT Mux8tol_ShahedAhmed is
       16
                     port
Ø
           = (
       17
       18
                     IO, I1, I2, I3, I4, I5, I6, I7, S2, S1, S0: in STD LOGIC;
\mathbb{Z}
       19
                     f : out STD LOGIC);
20
       21
            End COMPONENT Mux8tol ShahedAhmed;
267
268
       22
       23
            COMPONENT Mux2tol_ShahedAhmed is
       24
                 port
25
....
       26
           (
-- Input ports
       27
                     x1, x2, s : in STD_LOGIC;
       28
       29
2
       30
                      -- Output ports
       31
                      f : out STD LOGIC);
       32
            End COMPONENT Mux2tol_ShahedAhmed;
       33
       34
             begin
       35
             Mux0: Mux8tol_ShahedAhmed Port MAP (I0,I1,I2,I3,I4,I5,I6,I7,S3,S2,S1,f1);
       36
             Mux1: Mux8tol_ShahedAhmed Port MAP (18,19,110,111,112,113,114,115,13,52,S1,f2);
Mux2: Mux2tol_ShahedAhmed Port MAP (f1,f2,S0,f);
       37
       38
       39
       40
             end Structure;
       41
```

