Lab 1

Shahed Ahmed

2/16/2023

CDA 3203 Computer Logic Design

Spring 2023

Dr. Maria Petrie

Florida Atlantic University

Part 1: Design 9 circuits by completing below: Draw the symbol for the gate, its Truth Table, its Simplest Sum of Products Expression, draw its NOT-AND-OR Equivalent Circuit, its all-NAND Equivalent Circuit.

1.1 NOT gate.

Draw NOT gate	Truth Table and Canonical Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
	<table><tr><th>A</th><th>NOT(A)</th></tr><tr><td>**1**</td><td>1</td></tr><tr><td>**0**</td><td>0</td></tr></table> Y1=A’		

1.2- AND gate

Draw AND gate	Truth Table and Canonical Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
	<table><tr><th>A</th><th>B</th><th>AND(A,B)</th></tr><tr><td>**0**</td><td>0</td><td>0</td></tr><tr><td>**0**</td><td>1</td><td>0</td></tr><tr><td>**1**</td><td>0</td><td>0</td></tr><tr><td>**1**</td><td>1</td><td>1</td></tr></table> Y2= AB		

1.3- OR gate

Draw OR gate	Truth Table and Canonical Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
	<table><tr><th>A</th><th>B</th><th>OR(A,B)</th></tr><tr><td>**0**</td><td>0</td><td>0</td></tr><tr><td>**0**</td><td>1</td><td>1</td></tr><tr><td>**1**</td><td>0</td><td>1</td></tr><tr><td>**1**</td><td>1</td><td>1</td></tr></table> Y3=A+B		

1.4- XOR gate

Draw XOR gate	Truth Table and Canonical Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
			

A	B	XOR(A,B)
0	0	0
0	1	1
1	0	1
1	1	0

Y4= A'B + AB'

1.5- NAND gate

Draw NAND gate	Truth Table and Canonical Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
			

A	B	NAND(A,B)
0	0	1
0	1	1
1	0	1
1	1	0

Y5=A'B'+A'B+AB'

1.6- NOR gate

Draw NOR gate	Truth Table and Canonical Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
			

A	B	NOR(A,B)
0	0	1
0	1	0
1	0	0
1	1	0

Y6=A'B'

1.7- XNOR gate

Draw XNOR gate	Truth Table and Canonical Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
			

A	B	XNOR(A,B)
0	0	1
0	1	0
1	0	0
1	1	1

Y7=A'B'+AB

1.8- 2 to 1 Encoder or Multiplexer (Mux)

Draw 2to1 Mux	Truth Table and Canonical Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
			

s	X_1	X_2	Mux
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Y8= S'X1+SX2

1.9- 2 to 4 decoder or Demultiplexer (DMux)

Draw 2to4 DMux	Truth Table and Canonical Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
	X_1 | X_0 | F_3 | F_2 | F_1 | F_0 **0** | 0 | 0 | 0 | 0 | 1 **0** | 1 | 0 | 0 | 1 | 0 **1** | 0 | 0 | 1 | 0 | 0 **1** | 1 | 1 | 0 | 0 | 0 Y9: F3=x0x1 F2=x0'x1 F1=x0x1' F0=x0'x1'		

Part 2. Create a new project in Altera Quartus using VHDL instead of a schematic simulate the Mux2to1 **using all-NAND gates**.

Project Wizard

Mux2to1 Diagram



Truth Table



VHDL code

Mux2to1_ShahedAhmed.vhd

```
1  -- Shahed Ahmed
2  -- DR. Petrie
3  -- 2to1
4  library ieee;
5  use ieee.std_logic_1164.all;
6  entity Mux2to1_ShahedAhmed is
7
8
9      port
10
11         (
12         -- Input ports
13         x1, x2, s : in  std_LOGIC;
14
15         -- Output ports
16         f   : out std_LOGIC);
17
18 end Mux2to1_ShahedAhmed;
19
20 architecture LogicFunc of Mux2to1_ShahedAhmed is
21
22 begin
23
24  f <= ((s Nand s) NAND x1) NAND (s NAND x2);
25 end  LogicFunc;
26
```

Successful Compilation



Timing Diagram



Part 3. Design and simulate a 4-to-1 Multiplexer (Mux) **using only Mux2to1 components.**

Project Wizard



Mux4to1 Diagram



Truth Table



VHDL code

Mux4to1_ShahedAhmed.vhd*

```
1  --Shahed Ahmed
2  -- DR.Petrie
3  -- 4 to 1
4  library ieee;
5  use ieee.std_logic_1164.all;
6  -- Library Clause(s) (optional)
7  -- Use Clause(s) (optional)
8  entity Mux4to1_ShahedAhmed is
9      port
10     (
11         -- Input ports
12         I0,I1,I2,I3,S1,S0: in  STD_LOGIC;
13
14         -- Output ports
15         f : out STD_LOGIC);
16
17 end Mux4to1_ShahedAhmed;
18
19
20 architecture Structure of Mux4to1_ShahedAhmed is
21
22     Signal f1,f2: STD_LOGIC;
23
24     COMPONENT Mux2to1_ShahedAhmed is
25
26     port
27
28         (
29         -- Input ports
30         x1, x2, s : in  STD_LOGIC;
31
32         -- Output ports
33         f   : out STD_LOGIC);
34 End COMPONENT Mux2to1_ShahedAhmed;
35 Begin
36
37 Mux0: Mux2to1_ShahedAhmed Port MAP (I0,I1,S1,f1);
38 Mux1: Mux2to1_ShahedAhmed Port MAP (I2,I3,S1,f2);
39 Mux2: Mux2to1_ShahedAhmed Port MAP (f1,f2,S0,f);
40
41 end Structure;
```

Successful Compilation



Timing Diagram



Part 4. Design and simulate an 8-to-1 Multiplexer (Mux) **using only Mux4to1 and/or Mux2to1 components.**

Project Wizard



Mux8to1 Diagram



Truth Table



S2	S1	S0	F
0	0	0	I0
0	0	1	I4
0	1	0	I2
0	1	1	I6
1	0	0	I1
1	0	1	I5
1	1	0	I3
1	1	1	I7

VHDL code

Mux8to1_ShahedAhmed.vhd*

```
1   --ShahedAhmed
2   -- Dr.petrie
3   -- 8 to 1
4
5   library ieee;
6   use ieee.std_logic_1164.all;
7   entity Mux8tol_ShahedAhmed is
8           port
9       (
10          I0,I1,I2,I3,I4,I5,I6,I7,S2,S1,S0: in  STD_LOGIC;
11
12          f : out STD_LOGIC);
13  end Mux8tol_ShahedAhmed ;
14  architecture Structure of Mux8tol_ShahedAhmed is
15      Signal f1,f2: STD_LOGIC;
16      COMPONENT Mux4tol_ShahedAhmed is
17      port
18      (
19          -- Input ports
20          I0,I1,I2,I3,S1,S0: in  STD_LOGIC;
21          -- Output ports
22          f : out STD_LOGIC);
23
24  End COMPONENT Mux4tol_ShahedAhmed;
25  COMPONENT Mux2tol_ShahedAhmed is
26      port
27
28          (
29          -- Input ports
30          x1, x2, s : in  STD_LOGIC;
31
32          -- Output ports
33          f   : out STD_LOGIC);
34  End COMPONENT Mux2tol_ShahedAhmed;
35  begin
36
37  Mux0: Mux4tol_ShahedAhmed Port MAP (I0,I1,I2,I3,S2,S1,f1);
38  Mux1: Mux4tol_ShahedAhmed Port MAP (I4,I5,I6,I7,S2,S1,f2);
39  Mux2: Mux2tol_ShahedAhmed Port MAP (f1,f2,S0,f);
40
41  end Structure ;
```

Successful Compilation



Timing Diagram



Part 5. Design and simulate a 16-to-1 Multiplexer (Mux) **using only Mux8to1, Mux4to1 and/or Mux2to1**.

Project Wizard



Mux16to1 Diagram



Truth Table



VHDL code

Mux16to1_ShahedAhmed.vhd

```
1  -- ShahedAhmed
2  -- Dr.Petrie
3  -- Mux16to1
4  library ieee;
5  use ieee.std_logic_1164.all;
6  entity Mux16to1_ShahedAhmed is
7      port
8      (
9          I0,I1,I2,I3,I4,I5,I6,I7,I8,I9,I10,I11,I12,I13,I14,I15,S3,S2,S1,S0: in  STD_LOGIC;
10         f : out STD_LOGIC);
11 end Mux16to1_ShahedAhmed;
12
13 architecture Structure of Mux16to1_ShahedAhmed is
14     Signal f1,f2: STD_LOGIC;
15     COMPONENT Mux8to1_ShahedAhmed is
16         port
17     (
18         I0,I1,I2,I3,I4,I5,I6,I7,S2,S1,S0: in  STD_LOGIC;
19         f : out STD_LOGIC);
20
21 End COMPONENT Mux8to1_ShahedAhmed;
22
23 COMPONENT Mux2to1_ShahedAhmed is
24     port
25
26         (
27         -- Input ports
28         x1, x2, s : in  STD_LOGIC;
29
30         -- Output ports
31         f   : out STD_LOGIC);
32 End COMPONENT Mux2to1_ShahedAhmed;
33
34 begin
35
36 Mux0: Mux8to1_ShahedAhmed Port MAP (I0,I1,I2,I3,I4,I5,I6,I7,S3,S2,S1,f1);
37 Mux1: Mux8to1_ShahedAhmed Port MAP (I8,I9,I10,I11,I12,I13,I14,I15,I3,S2,S1,f2);
38 Mux2: Mux2to1_ShahedAhmed Port MAP (f1,f2,S0,f);
39
40 end Structure;
41
```



Timing Diagram