
Brought to you by **DOULOS** (http://www.doulos.com)

Doulos does not endorse training material from other suppliers on EDA Playground.

EPWave

Languages & Libraries From:



https://www.edaplayground.com

```
5 module tb_PPA;
              reg [15:0] A, B;
    6
    7
              reg Cin;
EPWave wire [15:0] S;
              wire Cout;
   10
              PPA uut (
   11
   12
                     .A(A),
                     .B(B)
   13
                     .Cin(Cin),
   14
   15
                     .S(S)
   16
                     .Cout(Cout)
   17
              );
   18
   19
              initial begin
   20
                     $dumpfile("waveform.vcd");
   21
   22
                     $dumpvars(0, tb_PPA);
   23
   24
              initial begin
   25
                     $monitor("A=%h B=%h Cin=%b | S=%h Cout=%b", A, B, Cin, S, Cout);
   26
   27
   28
                    // Test cases
                    A = 16'h0000; B = 16'h0000; Cin = 0; #10;

A = 16'h0001; B = 16'h0002; Cin = 0; #10;

A = 16'hFFFF; B = 16'h0001; Cin = 0; #10;

A = 16'h1234; B = 16'h5678; Cin = 0; #10;

A = 16'hAAAA; B = 16'h5555; Cin = 1; #10;

A = 16'hFFFF; B = 16'hFFFF; Cin = 1; #10;
   29
   30
   31
   32
   33
   34
   35
   36
                     $finish;
              end
   37
   38 endmodule
   39
```

design.sv +

```
1 // Code your design here
2 `timescale 1ns / 1ps
4 // 16-bit Parallel Prefix Adder (PPA)
5 module PPA(A, B, Cin, S, Cout);
6
       input [15:0] A, B;
       input Cin;
7
       output [15:0] S;
8
       output Cout;
9
10
11
       wire [15:0] P, G;
       wire [15:0] C;
12
13
       // Step 1: Compute Generate (G) and Propagate (P) signals
14
       assign G = A & B; // Carry Generate
15
16
       assign P = A \wedge B; // Carry Propagate
17
18
       // Step 2: Prefix processing to compute carries
19
       assign C[0] = Cin;
       assign C[1] = G[0] \mid (P[0] \& C[0]);
20
21
       assign C[2] = G[1] \mid (P[1] \& C[1]);
       assign C[3] = G[2] | (P[2] \& C[2]);
22
       assign C[4] = G[3] | (P[3] \& C[3]);
23
       assign C[5] = G[4] | (P[4] \& C[4]);
24
       assign C[6] = G[5] | (P[5] \& C[5]);
25
26
       assign C[7] = G[6] \mid (P[6] \& C[6]);
       assign C[8] = G[7] | (P[7] \& C[7]);
27
28
       assign C[9] = G[8] | (P[8] & C[8]);
```

https://www.edaplayground.com 2/3

```
assign C[10] = G[9] | (P[9] & C[9]);
  29
         assign C[11] = G[10] | (P[10] & C[10]);
  30
  31
         assign C[12] = G[11] | (P[11] & C[11]);
         assign C[13] = G[12] \mid (P[12] \& C[12]);
  32
EPWave assign C[14] = G[13] | (P[13] & C[13]);
         assign C[15] = G[14] | (P[14] \& C[14]);
  35
         assign Cout = G[15] | (P[15] & C[15]);
  36
         // Step 3: Compute Sum bits
  37
  38
         assign S = P \land C;
  39
  40 endmodule
  41
```

Done

```
[2025-03-13 03:27:13 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out VCD info: dumpfile waveform.vcd opened for output. A=00000 \text{ Gin=0 } I S=00000 \text{ Cout=0}
```

```
A=0000 B=0000 Cin=0 | S=0000 Cout=0
A=0001 B=0002 Cin=0 | S=0003 Cout=0
A=ffff B=0001 Cin=0 | S=0000 Cout=1
A=1234 B=5678 Cin=0 | S=68ac Cout=0
A=aaaa B=5555 Cin=1 | S=0000 Cout=1
A=ffff B=ffff Cin=1 | S=ffff Cout=1
testbench.sv:36: $finish called at 60000 (1ps)
Finding VCD file...
./waveform.vcd
[2025-03-13 03:27:14 UTC] Opening EPWave...
```

https://www.edaplayground.com 3/3