Digital Logic Design (DLD) (Lab Task No 1)



Session (2022-2026)

Program

BS-Computer Science

Submitted By:

Student Name: Shaheer Ali Roll Number: 301-221044

Supervised By:

Ms. Muneeba Darwaish

Lecturer

CS& IT Department

Hazara University, Mansehra

Lab Task No 1

Implementation of AND, OR, NAND, NOR and NOT Gates

Objectives:

Demonstrate the operations of basic logic gates.

Use the following gates and draw their truth table.

7408 Quad 2-Input AND Gate

7432 Quad 2-Input OR Gate

7400 Quad 2-Input NAND Gate

7402 Quad 2-Input NOR Gate 7404

Hex Single-Input NOT Gate

Equipment /Tool:

Trainer, IC 7404, 7400, 7432, 7408, 7402

Background:

A logic gate is a circuit which has one or more inputs and single output. A logic gate is an elementary building block of a digital circuit. Most logic gates have two inputs and one output. At any given moment, every terminal is in one of the two binary conditions low (0) or high (1), represented by different voltage levels. The logic state of a terminal can, and generally does, change often, as the circuit processes data. In most logic gates, the low state is approximately zero volts (0 V), while the high state is approximately five volts positive (+5 V).

For TTL 0 - 0.8V corresponds to '0' logic level and 2 – 5V corresponds to '1' logic level.

Procedure:

Connect the circuit according to the pin configuration of the ICs as mentioned in the datasheets and check the truth tables.


Symbols:

Following are the symbols of the basic logic gates:

Lab Tasks


• Verify the truth tables of all the ICs specified:

1). 74LS08 (AND Gate):



2). 74LS32 (OR Gate):


Y=A+B



	Input	Output	Proof
Α	В	Y=A+B	
0	0	0	0 1 U9:A 0
0	1	1	0 U9:A U9:A 1
1	0	1	1 U9:A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1	1	1	0 1 U9:A 1 1 74LS32

3). 74LS04 (NOT Gate):

Y=A`




NOT gate truth table

Input	Output	Proof
Α	Α'	A=A`
0	1	0 1 U2:A 74LS04
1	0	1 1 02:A 0 74LS04

4). 74LS00 (NAND Gate):

Y=(A.B)`



Truth Table With Proof:

	Input	Output	Proof
Α	В	Y=(A.B)`	
0	0	1	0 U1:A U1:A T4LS00
0	1	1	1 U1:A U1:A 2
1	0	1	0 1 U1:A U1:A 1 74LS00
1	1	0	1 U1:A U1:A 0

5). 74LS02(NOR Gate): Y=(A`+B`)`

