

DIGITAL SYSTEMS

E. MICROCONTROLLERS

- Tutorial Test/Quiz (20%)
- Mid-Sem (20%)
- End - Sem (30%)
- Lab (30%) (20% + 10%)
End Sem Report Submission

* Digital Number System

- 1] Decimal - ($0 \rightarrow 9$) Base 10 $\text{bw } 2^3 \text{ & } 2^{10}$: 4 bits used as 3 insufficient
- 2] Binary - ($1, 0$) Base 2
- 3] Octal - ($0 \rightarrow 7$) Base 8 $\Rightarrow 2^3$ possibilities: 3 bits sufficient
- 4] Hexadecimal - ($0 \rightarrow 9, A \rightarrow F$) Base 16 $\Rightarrow 2^4$: 4 bits

• Representation:

Ex: 1] $(1475)_{10}$

$$= 1 \times 10^3 + 4 \times 10^2 + 7 \times 10^1 + 5 \times 10^0$$

Ex: 2] $(453)_5$ \times no.s inside () have to be less than base

Ex: 3] $(1011)_2$

$$= 1 \times 2^3 + 0 \times 2^2 + 1 \times 2 + 1 \times 2^0 = 8 + 0 + 2 + 1 = \underline{\underline{11}}$$

Ex: 4] $(11.0101)_2$

$$\begin{aligned} &= 1 \times 2^1 + 1 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^{-3} + 1 \times 2^{-4} \\ &= 2 + 1 + 0 + 0.25 + 0 + 1/16 \end{aligned}$$

* Base Conversions:

Ex: $(345)_{10} = (\quad)_2 = (\quad)_8$

$$\begin{array}{r}
 2 | 345 \\
 2 | 172 \\
 2 | 86 \\
 2 | 43 \\
 2 | 21 \\
 2 | 10 \\
 2 | 5 \\
 2 | 2 \\
 2 | 1 \\
 = 0
 \end{array}$$

remainder
 write upwards = $(1011001)_2$

until quot. = 0

→ Ily, for 8, 16, etc.

Ex: $(5.642)_{10} = (\quad)_2 \Rightarrow 101.101$

separately treat Now for decimal as \times^{-1} instead of \div

required base $0.642 \times 2 = 1.254$

$$0.254 \times 2 = 0.568 \Rightarrow 0$$

$$\Rightarrow (5.642)_{10} = (101.101)_2$$

$$0.568 \times 2 = 1.136 \Rightarrow 1$$

\rightarrow If integers formed terminate process

o] Octal to Binary:

Ex: $(345)_8$

$$011 \quad 100 \quad 101 \text{ as octal 3 bits } \Rightarrow (345)_8 = (011100101)_2$$

\rightarrow & vice versa # if decimal not grouping into 3 add zeroes

o] Hexa to Binary:

Ex: $(345)_{16}$

$$0011 \quad 0100 \quad 0101 \text{ as hexa 4 bits } \Rightarrow (345)_{16} = (1101000101)_2$$

\rightarrow & vice versa # if not grouping into 4 add zeroes

*] BINARY ARITHMETIC:

1] Addition:

$$\begin{array}{r}
 10 \\
 1110 \\
 1010 + \\
 \hline
 1110 \\
 1110 + \\
 \hline
 111000
 \end{array}$$

10 \rightarrow 4 = 100 to be carried over as such

2] Subtraction:

$$\begin{array}{r}
 1110 - 1011 = 11 \\
 \hline
 0011
 \end{array}$$

When borrowing from multiple zeroes make 2 & borrow 1 from it making 1 from 2 & taking 1

★ Do not mistake it as 10
10 \rightarrow 10 (read as 2 : binary)

3] Division:

$$10101 \rightarrow \text{Quotient}$$

$$\begin{array}{r}
 101 \longdiv{1101101} \\
 -101 \downarrow \\
 \hline
 00111 \\
 -101 \downarrow \\
 \hline
 01001 \\
 -101 \\
 \hline
 100
 \end{array}$$

↳ remainder

$$\therefore 1101101 = 10101 \times 101 + 100$$

4] Multiplication:

$$\begin{array}{r}
 1101 \\
 \times 101 \\
 \hline
 1101 \\
 0000 \\
 + 110100 \\
 \hline
 1000001
 \end{array}$$

$\therefore 1101 \times 101 = 1000001$

\rightarrow Octal & Hexa Arithmetic exactly same logics.

* COMPLEMENTS:

1] Raddix (γ):

- for digit N with n bits with base γ :

$$[\gamma = \gamma^n - N]$$

2] Diminished Raddix ($\gamma-1$):

- for digit N with n bits with base γ :

$$[(\gamma-1) = (\gamma^n - 1) - N]$$

3] use:

Ex: $(4567)_{10} \Rightarrow 10's : 10^4 - 4567 \rightarrow \text{not easy to calc.}$

$$\Rightarrow \gamma's : (10^4 - 1) - 4567$$

$$= 9999 - 4567 = 5432 \rightarrow \text{now just } +1 \text{ to get 10's complement}$$

→ Diminished Raddix

Ex: $(04567)_{10} \Rightarrow 10's : 10^5 - 4567$

Ex: $(10101101)_2$

$$\Rightarrow 2's : 2^8 - N = \underline{\underline{1010011}}$$

$$2^{n+1} = 0 \Leftrightarrow 1's : (2^8 - 1) - N$$

$$\begin{array}{r} 11111111 \\ - 10101101 \\ \hline 01010010 \end{array}$$

NOTE: $2^x - 1 = \underbrace{11...11}_{\text{length } x}$

1] Subtraction using complements:

→ for $M-N$ do:

$$1] M + \gamma's \text{ complement} \xrightarrow{\text{if } N} M + (\gamma^n - N)$$

2] $M > N \rightarrow \text{discard the carry (last wala only)}$

3] $M < N: \begin{matrix} M \\ N \end{matrix} \Rightarrow \gamma's \text{ complement of } (N-M)$ (Ex: on next pg)

Ex: $72532 - 3250$

★ Equalize no. of digits first $\Rightarrow 03250$

$$\Rightarrow 1] 9's : (10^5 - 1) - 3250$$

$$= 99999 - 3250 = 96749 \Rightarrow 10^5 = 96750$$

$$\Rightarrow 72532$$

$$\begin{array}{r} + 96750 \\ \hline \underline{\underline{X69282}} \end{array} \Rightarrow \underline{\underline{72532 - 3250 = 69282}}$$

Ex: $3250 - 72532$

$10^5 : 27468 \rightarrow 03250$

$$\begin{array}{r} + 27468 \\ \hline 30718 \end{array}$$

Now answer is -ve of 10's eq $\rightarrow -69282$

Ex: $(1010100)_2 - (1000011)_2$

$$\begin{array}{r} \rightarrow 1010100 \\ = 0111101 \\ \times 0010001 \end{array} \quad \begin{array}{l}) \\ 2's \\ \Rightarrow (10001)_2 \end{array}$$

Ex: $(1000011)_2 - (1010100)_2$

$$\begin{array}{r} \rightarrow 1000011 \\ + 0101100 \\ \hline 1101111 \end{array} \quad \begin{array}{l}) \\ 2's \\ \rightarrow -(0010001)_2 \end{array}$$

* SIGNED & UNSIGNED SYSTEM:

	Unsigned	Signed	
Sign Bit when system declared	010101 10101 <u>=</u>	21 53	+21 -21
			$\rightarrow 0 = +ve$ $1 = -ve$

* BCD: BINARY CODED DECIMALS:

→ Arithmetic using signed systems

Ex: $\begin{array}{r} +6 \\ +13 \\ \hline 19 \end{array}$ } always use 8 bits $\rightarrow 00000110 + 00001101 \rightarrow 00010011$

Ex: $-6 \quad 1111\ 010$

$$\begin{array}{r} +13 \\ \hline 7 \end{array} \quad * 00001101 \quad \begin{array}{l} 2's of +6 \\ \text{discard carry} \end{array}$$

$-6 - 13 \rightarrow 1111010$

~~11110011~~ → cross checking: 2's of 19 = 11101101
 $-19 = 11101101$

→ When you arrive at answer if it starts with 1 its the 2's complement and hence specify

→ If number itself is 8 bits take 4 more

→ In BCD each digit to be represented binary

Ex: $16 = (10000)_2 = (0001 \ 0110)_{BCD}$

* Ex-3: Excess 3 Codex:

→ +3 to all digits i.e. 0 = 0011 (as in 3 in binary)
i.e., each digit represented.

* BCD Arithmetic:

1] Addition:

Ex: $\begin{array}{r} 764 \\ + 856 \\ \hline 1620 \end{array} \Rightarrow \begin{array}{cccc} 0111 & 0110 & 0100 \\ 1000 & 0101 & 0110 \\ 1111 & 1011 & 1010 \\ \hline 0001 & 0110 & 0010 \\ 0001 & 0110 & 0010 \\ \hline 1 & 6 & 2 & 0 \end{array}$

These digits can't be represented using BCD thus add 6 to them & shift them to the next system that can't be represented

Ex: $\begin{array}{r} 56 \\ + 44 \\ \hline 100 \end{array} \Rightarrow \begin{array}{cc} 0101 & 0110 \\ 0100 & 0100 \\ \hline 1001 & 1010 \\ 0110 \\ \hline 1010 \end{array}$

④ No discarding carries

yeha kabhi 18, 17, 16 bana raha ho so take 5 bits $\therefore 0001 \ 0000 \ 0000$

as 1010 again can't be represented

2] Subtraction:

Ex: $1001 \ 0011 - 0101 \ 0110$

→ Use radix complement method, but ④ find 10's complement of each 4-bit digit,

- 9's complement of a BCD number can be obtained by subtracting it from 9.

- 10's = 9's + 1

* 10's complement method: A - B

1] Find 10's of B.

2] Add A & 10's complement of B.

3] Discard carry.

4] If carry not produced, no. is -ve take 10's of result

5] Validate BCD no. by +6 if necessary.

→ 10's of $0101 \ 0110 = \begin{array}{r} 1001 \\ - 0101 \\ \hline 0100 \end{array}$

Don't do this first find 9's: $0100 \ 0011 + 0000 \ 0001 \ 0100 \ 0100$

$\rightarrow 1001 \ 0011 + 0100 \ 0100 \ 0111$

→ validate ke board -ve check

$+ 0110$

$\times 0011 \ 0111$

$\therefore 1001 \ 0011 - 0101 \ 0110 = 0011 \ 0111$

* LOGIC GATES:

- AND, OR, NOT, NAND, NOR, XOR, XNOR, etc.
- self-explanatory \rightarrow universal Gates can be used to form every other gate.

• Closure:

- A closure set for an operator is the set of which when elements operated upon gives result from the same set.

• Associative law: $(x \square y) \square z = x \square (y \square z)$

• Commutative law: $x \square y = y \square x$

• Identity element:

- Depends on operator: $x \square e = x$

$$\Rightarrow \text{for } * \quad e=1 \quad \& \quad e=0$$

• Inverse: $x \square y = \text{identity element}$

• Distributive law: $x \square (y * z) = (x \square y) * (x \square z)$

* BOOLEAN ALGEBRA:

- Given in 1854 by George Boole → Boolean

- Two-valued boolean algebra given by Claude E. Shannon 1938

• EV Huntington Postulates of 1904:

① $+ \& *$ are closure in boolean algebra.

② Identity elements: $+ \rightarrow 0, * \rightarrow 1$

③ $x+y=y+x, xy=yx$

④ $x(y+z) = xy+xz$

⑤ $x+\bar{x}=1, x\bar{x}=0$

⑥ $\exists 2$ elements $E B$ s.t. $x \neq y$

• Associative law:

- $(x \square y) \square z = x \square (y \square z)$

• Distributive law:

$$[x + (y * z) = (x + y) * (x + z)]$$

→ Boolean Algebra does not have additive/multiplicative inverses due to the absence of subtraction & division.

• Duality Principle:

$x + 0 = x \leftrightarrow x \cdot 1 = x$, i.e. operator change can be carried out through changing identity.

• Postulates:

1] $x + 0 = x \quad \& \quad x \cdot 1 = x$

2] $x + \bar{x} = 1 \quad \& \quad x\bar{x} = 0$ (He writes x' so prefer \bar{x}' over \bar{x})

3] $x+y = y+x \quad \& \quad x \cdot y = y \cdot x$

4] $x(y+z) = xy + xz \quad \& \quad x + (yz) = (x+y)(x+z)$; $(x+y)(x+z) = xx + xz + yx + yz$

$x(1+z) + xy + yz$

• Theorems:

1] $x+x = x \quad \& \quad x \cdot x = x \quad x+yz \Leftarrow x + \bar{x}y + yz$

2] $x+1 = 1 \quad \& \quad x \cdot 0 = 0$

3] $(\bar{x}) = x$

4] $x + (y+z) = (x+y) + z \quad \& \quad x(yz) = (xy)z$

De-Morgan's 5] $(x+y) = \bar{x} \cdot \bar{y} \quad \& \quad (\bar{xy}) = \bar{x} + \bar{y}$

Absorption 6] $x + xy = x \quad \& \quad x(x+y) = x$

• Operator Precedence:

1] Parentheses

2] NOT

3] AND

4] OR

Q1] Simplify $\bar{x}\bar{y}z + xyz + \bar{x}yz + x\bar{y}z$

$\rightarrow \bar{x}\bar{y}z + yz(x+\bar{x})' + x\bar{y}z$

$= \bar{x}\bar{y}z + yz + x\bar{y}z \Rightarrow \bar{y}z(\bar{x}+\bar{x})' + yz$

$= yz + \bar{y}z \Rightarrow z(y+\bar{y})' = z$

$\therefore \bar{x}\bar{y}z + xyz + \bar{x}yz + x\bar{y}z = z$

* Half Adder & Full Adder:

- SUM \rightarrow XOR

Half Adder = performs addⁿ of 2 binary bits

- CARRY \rightarrow AND

Full Adder = $\text{CARRY} = \underline{\hspace{1cm}} + \underline{\hspace{1cm}} + \underline{\hspace{1cm}} = 3$

Half Adder

$\hookrightarrow \text{SUM} = A \oplus B \oplus C$

CARRY = $(AB) + (C \cdot (A \oplus B))$

*] Complement of a function:

$$F = A + B + C$$

$$\Rightarrow F' = (A + B + C)' = A' B' C'$$

$$\text{Ex: } F = xyz + x'y'z \Rightarrow F' = (x' + y' + z') \cdot (x + y' + z')$$

*] Canonical form:

<u>Ex:</u>	<u>x</u>	<u>y</u>	<u>z</u>	<u>canonical form using min terms</u>	<u>canonical forms using Max terms</u>
	0	0	0	$x'y'z' \rightarrow m_0$	$x + y + z \rightarrow M_0$
	0	0	1	$x'y'z \rightarrow m_1$	$x + y + z' \rightarrow M_1$
	0	1	0	$x'yz' \rightarrow m_2$	$x + y' + z \rightarrow M_2$
	0	1	1	$x'yz \rightarrow m_3$	$x + y' + z' \rightarrow M_3$
	1	0	0	$xy'z' \rightarrow m_4$	$x' + y + z \rightarrow M_4$
	1	0	1	$xy'z \rightarrow m_5$	$x' + y + z' \rightarrow M_5$
	1	1	0	$xyz' \rightarrow m_6$	$x' + y' + z \rightarrow M_6$
	1	1	1	$xyz \rightarrow m_7$	$x' + y' + z' \rightarrow M_7$

② Truth Table ex func is: 01001001

$$\rightarrow F_1(\text{minterms}) = x'y'z + xy'z' + xyz$$

$$\therefore F_m = \sum (m_1, m_4, m_7) = m_1 + m_4 + m_7$$

$$\text{illy, } F_M = \prod (M_0, M_2, M_3, M_5, M_6)$$

↳ To derive write (F'_m)

*] Conversion to canonical form:

Ex: $F = xy + x'z$ as product of max terms

$$\Rightarrow F = (xy + x') \cdot (xy + z) \because (x + yz = (x + y) \cdot (x + z)) \\ = (x + x') \cdot (x' + y) \cdot (x + z) \cdot (y + z)$$

$$= (x' + y + zz') \cdot (x + z + yy') \cdot (z + y + xx')$$

$$= (x' + y + z) \cdot (x' + y + z') \cdot (x + y + z) \cdot (x + y' + z)$$

M_4 M_5 M_0 M_2

Ex: $F = xy + x'z$ as sum of min terms

$$= xy(z + z') + x'z(y + y')$$





$$= xyz + xyz' + x'y'z + x'y'z$$

m_7 m_6 m_3 m_1






*] Logic Gates contd.:

#	Gate	Representation	Output
	AND (\cdot)	$\Rightarrow D$	$\begin{matrix} 00 & 0 \\ 01 & 0 \\ 10 & 0 \\ 11 & 1 \end{matrix}$
	OR (+)	$\Rightarrow \bar{D}$	$\begin{matrix} 00 & 0 \\ 01 & 1 \\ 10 & 1 \\ 11 & 1 \end{matrix}$
	Buffer/Data	\rightarrow	$\begin{matrix} 0 & 0 \\ 1 & 1 \end{matrix}$
	NOT	$\rightarrow \bar{D}$	$\begin{matrix} 0 & 1 \\ 1 & 0 \end{matrix}$
	NAND (\uparrow)	$\overline{\Rightarrow D}$	$\begin{matrix} 00 & 1 \\ 01 & 1 \\ 10 & 1 \\ 11 & 0 \end{matrix}$
	NOR (\downarrow)	$\overline{\Rightarrow \bar{D}}$	$\begin{matrix} 00 & 1 \\ 01 & 0 \\ 10 & 0 \\ 11 & 0 \end{matrix}$
	XOR (+) Non-equivalence	$\overline{\Rightarrow D} \oplus \overline{\Rightarrow \bar{D}}$	$\begin{matrix} 00 & 0 \\ 01 & 1 \\ 10 & 1 \\ 11 & 0 \end{matrix}$
	XNOR ($\oplus \bar{x}$) equivalence	$\overline{\Rightarrow D} \oplus \overline{\Rightarrow \bar{D}}$	$\begin{matrix} 00 & 1 \\ 01 & 0 \\ 10 & 0 \\ 11 & 1 \end{matrix}$

o] All gates using NAND:



o] All gates using NOR:



weighted codes
 $= a \times 8 + b \times 4 + c \times 2 + d \times 1$
 $+ 2 \times c + d \times 1$


#	BCD	Excess - 3	8421	2421
	0000	0011	0000	0000
	0001	0100	0111	0001
	0010	0101	0110	0010
	0011	0110	0101	0011
	0100	0111	0100	0100
	0101	1000	1011	1011
	0110	1001	1010	1100
	0111	1010	1001	1101
	1000	1011	1000	1110
	1001	1100	1111	1111
	1010	1101	0001	0110
	1011	1110	0010	0111
	1100	1111	0011	1000
Unused	1101	1101	1100	1001
	1110	1110	1101	1010
	1111	1111	1110	0101

*] Gray Code:

- Only one bit can change b/w 2 consec no.s
- ⇒ 0 = 0000 5 = 0111 10 = 1111 15 = 1000
- 1 = 0001 6 = 0101 11 = 1110
- 2 = 0011 7 = 0100 12 = 1010
- 3 = 0010 8 = 1100 13 = 1011
- 4 = 0110 9 = 1101 14 = 1001

*] ASCII character code: (Key board)

- does not envelop all languages
- ↓ unicode
- letters & symbols associated to no.s
 - @ = 64 then 65 to 90 = A to Z
 - [= 91 , \ = 92 ,] = 93 , ^ = 94 , _ = 95 , ` = 96
 - 97 to 122 = a to z
 - { = 123 , | = 124 , } = 125 , ~ = 126 → 7 bits
- ④ Backspace = 8, Tab = 9, Esc = 27, Enter = 13, Delete = 127

timing diagram =  → ye wala diagram

* Even & Odd Parity:

Ex: 1 1010100 → ASCII

→ parity bit → no. of 1's = even → even parity
= odd → odd parity

o] Parity Error Detectors:

- If parity of input changes → error
- Fails to detect error if change in even bits occurs as parity stays same. Ex: 1011 → 1101 (error but stays odd so not caught)

* Negative Logic:

- Kuch aag nahi hui except Boolean True → 0

Boolean False → 1

* Karnaugh - Maps (K-Maps):

→ Gray code followed

o] 2-variable K-Map:

$x \setminus y$

0	m_0	m_1
1	m_2	m_3

o] 3-variable K-Map:

$x \setminus y \setminus z$

00	m_0	m_1	m_3	m_2
01	m_4	m_5	m_7	m_6

Ex:

1			1
1		1	1
	1		1
		1	

① Draw circles enclosing the 1's such that maximum number of 1's are included in it & #1s = 2^n , $n \in \mathbb{N}$

② Now across that circle some of the variables would be constant, those would be the necessary minterms

③ Do not circle diagonally.

④ Can go ~~across~~ edges.

o] 4-variable K-Map:

$w \setminus x \setminus y \setminus z$

00	m_0	m_1	m_3	m_2
01	1	1	1	1
11	m_2	m_3	m_5	m_4
10	m_8	m_9	1	m_{10}

$$\Rightarrow \underline{w'yz'} + \underline{w'xy'} + \underline{wx'yz} + \underline{w'xz'}$$

from m_4, m_6
Termed as prime implicants, essential but unnecessary as minimum circle terms doesn't change func

4

AB\CD	00	01	11	10
00	1	0	1	1
01	4	5	7	6
11	12	13	15	14
10	1	9	11	10

→ This circle of four is valid

⇒ B'D'

o] K-MAP TO Max-terms (POS):

AB\CD	00	01	11	10
00	1	0	1	1
01	4	5	0	0
11	0	0	0	0
10	0	0	1	0

$$F = \sum (0, 2, 3, 4, 11)$$

$$= \prod (1, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15)$$

$$\Rightarrow F' = AD' + BC + C'D$$

$$\Rightarrow (F')' = (A'D)(B'C')(C'D')$$

= POS

o] "Don't care" conditions in K-Maps:

AB\CD	00	01	11	10
00	1	0	1	1
01	4	5	X	X
11	12	13	5	14
10	X	9	11	10

$$\rightarrow F = \sum (0, 2, 3, 4, 11) + d(6, 7, 8)$$

don't care


→ can make use with both 0 or 1 otherwise can ignore as well

*] Gate Level Implementations:

o] NAND Implementation:

Ex: $AB + C + D$


→ Reduce it to NAND using De-Morgan's. $\rightarrow ((AB)'(C')(D'))'$



= NAND Implementation of
 $AB + C + D$

Q] Implement : $F = \prod(3, 4, 5, 7, 12) + \sum(2, 11, 15)$ using NAND

$$\rightarrow F = \sum(0, 1, X, 6, 8, 9, 10, X, 13, 14, X) + \sum(2, 11, 15)$$



NOTE: ① NAND:


$$\begin{array}{c} A \\ B \end{array} \rightarrow \text{NAND} = \begin{array}{c} A \\ B \end{array} \rightarrow \text{Inverted OR}$$

② NOR:

$$\begin{array}{c} A \\ B \end{array} \rightarrow \text{NOR} = \begin{array}{c} A \\ B \end{array} \rightarrow \text{Inverted AND}$$


• Multilevel to NAND directly:

Ex: $F = A(CD + B) + BC'$
AND-OR



Invert the variable directly going to OR in NAND


* Ex: $F = (AB' + A'B)(C + D')$ → isolated into R




as it's not in terms of SOP & is ending in terms of 'E' :: NOT the NAND

•] NOR Implementation:


Ex: $F = (A+B)(C+D)E$
~~DR-AND~~



Ex: $F = (AB'+A'B)(C+D')$
 direct multiplication wale bnf invert (De-Morgan's)



*] X-OR:



•] Parity checker using XOR:

Ex: $A \ B \ C \ P$

0 0 0 0

0 0 1 1

0 1 0 1

1 0 0 1

0 1 1 0

1 0 1 0

1 1 0 0

1 1 1 1

$\Rightarrow F(A, B, C) = P$

$\therefore P = A \oplus B \oplus C$

Parity = $A_1 \oplus A_2 \oplus A_3 \oplus \dots$

Now, using checker:

A B C P checker

0 0 0 0 0

0 0 0 1 1

1 1 1 0 1

1 1 1 1 0

checker = $(A \oplus B \oplus C \oplus P)$

= $(A \oplus B \oplus C \oplus P)'$

Odd parity
 (assumed)
 i.e. actual
 parity


just XORs
 → checker 0 aaya → no parity error

-] Combinational Circuits
- Circuits without feedback, storage elements

1/1


De-Mux = exact ultra

* Multiplexers:




↳ Types: $n \times m \rightarrow \text{mux}$
Inputs ↘ Outputs

Ex: 2x1 MUX:



S	Y
0	A
1	B

Ex: 4x1 MUX



<u>S₁, S₀</u>	A	B	C	D
00	1	0	0	0
01	0	1	0	0
10	0	0	1	0
11	0	0	0	1


$$\Rightarrow S_1' S_0' + S_1' S_0 + S_0' S_1 + S S_1 \\ \Sigma (0,1,2,3)$$

★ minterms

* Implementing logic Gates using Muxes:

Ex: $F(x,y,z) = \sum (1,2,6,7)$

$\begin{matrix} S_1 & S_0 \\ x & y & z & F \end{matrix} \rightarrow \text{order important, if change order fails}$



→ Output in terms of 1 variable \therefore I/P = variable, variable', 0, 1
E. other two variables act as selection lines.

#

BCD to Ex-3

→ don't care conditions: (10, 11, 12, 13, 14, 15)


A B C D w x y z

as not used

AB\CD	00	01	11	10	AB\CD	00	01	11	10	AB\CD	00	01	11	10	AB\CD
00	1	0	3	2	00	1	0	1	2	00	1	1	3	2	0
01	1	4	5	7	01	1	4	5	7	01	1	4	5	7	1
11	X	X	X	X	11	X	X	X	X	11	X	X	X	X	X
10	1	8	9	11	10	1	8	9	11	10	1	8	9	11	10


$Z = D'$ $y = CD' + CD$ $x = B'C + BD + BC'D'$ $w = A + BD + BC$

→ Now can be implemented using various gates

*** Adders:****a) Half Adder:**- A | B | S | C₁

$$0 \ 0 \ 0 \ 0 \Rightarrow \text{SUM} = A \oplus B = AB' + A'B$$

$$0 \ 1 \ 1 \ 0 \Rightarrow \text{CARRY} = A \cdot B$$

**b) Full Adder:**- A | B | C | S | C_{out} = C₁ + C₂

$$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0$$

$$0 \ 0 \ 1 \ 1 \ 0 \ 0 \ 0$$

$$\Rightarrow \text{SUM} = A \oplus B \oplus C$$

$$0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0$$

$$\text{C}_\text{out} = C \cdot (A \oplus B) + A \cdot B$$



$$0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 1$$

$$1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 0$$

$$1 \ 0 \ 1 \ 0 \ 1 \ 1 \ 1$$

$$1 \ 1 \ 0 \ 0 \ 0 \ 1 \ 1$$


$$1 \ 1 \ 1 \ 1 \ 1 \ 0 \ 0$$



→ lly. n bits

• 1) 4-bit Binary Adder:

Ex: $\begin{array}{r} \text{Cout } c_3 \ c_2 \ c_1 \ c_0 \\ \hline 1 & 1 & 0 & 0 + c_0 \\ A \rightarrow & 0 & 1 & 0 & \text{by default} \\ B \rightarrow & 1 & 0 & 1 & 1 \\ \hline 0 & 0 & 0 & 1 \\ s_3 \ s_2 \ s_1 \ s_0 \end{array}$



Also called Ripple adder

- carry propagation problem: → for an n -bit adder, there are 2^n gate levels for carry to propagate
- The gates succeeding are delayed due to the time taken to forward the carry.


• 1) carry lookahead Adder: (To solve), but ↑ hardware complexity

$$\begin{aligned} & c_3 \ c_2 \ c_1 \ c_0 \quad P_i = A_i \oplus B_i, G_i = A_i \cdot B_i \quad \text{carry generate} \\ & A_3 \ A_2 \ A_1 \ A_0 \quad S_i = P_i \oplus C_i, C_{i+1} = P_i C_i + G_i \quad \text{carry propagate} \\ & B_3 \ B_2 \ B_1 \ B_0 \end{aligned}$$

$$\Rightarrow C_1 = (A_0 \oplus B_0) C_0 + A_0 B_0, C_2 = (A_1 \oplus B_1) ((A_0 \oplus B_0) C_0 + A_0 B_0) + A_1 B_1, \dots$$

- As f" for each output carry expressed as SOP & only dependant on P, G, → one level AND followed by OR (or 2-level NAND)

- * - This circuit can add in less time as C_{i+1} does not have to wait for C_i to propagate, it propagates @ the same time.




- We can make 4-bit adder as:

- Each sum requires 2 XDRs.

- output, 1st gives P_i , AND gives G_i

- carry propagated through generator, applied as inputs to second XDR


- All carries generated only after delay of 2-gate levels
- $S_1 \ S_2 \ S_3$ equal propagation delay times



* Subtracting:

o) Half-Subtractor:

A	B	D ₁	B ₁	DIFFERENCE = A ⊕ B
0	0	0	0	BORROW = A' · B
0	1	1	1	
1	0	1	0	
1	1	0	0	




o) Full-Subtractor:

A	B	C	Diff	B ₁	B ₂	B _{out} = B ₁ + B ₂
0	0	0	0	0	0	0
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
1	0	0	1	0	0	0
1	0	1	0	0	0	0
1	1	0	0	0	0	0
1	1	1	1	0	1	1

$$\text{DIFFERENCE} = A \oplus B \oplus C$$

$$\text{BORROW} = (A \oplus B)' \cdot C + A' \cdot B$$




Q) Can we combine the binary adder & subtractor?

$$\rightarrow A - B = A + 2\text{'s complement of } B (\equiv B' + 1)$$

\Rightarrow Binary Adder-Subtractor:

- Mode Input M controls operation (i.e. M=0 \Rightarrow adder, M=1 \Rightarrow subtractor)
- M=0 \Rightarrow C₀=0 \Rightarrow B, M=1 \Rightarrow C₀=1 \Rightarrow 2's complement of B $\because (B' = 1's + C_0)$



* Binary Comparator:

- For $A = A_3 A_1 A_2 A_0$ & $B = B_3 B_2 B_1 B_0$

$$\text{let } X_i = A_i B_i + A_i' B_i'$$

1] $A \equiv B$:

$$\rightarrow X_3 \cdot X_2 \cdot X_1 \cdot X_0 = 1$$

2] $A > B$:

$$\rightarrow A_3 B_3' + X_3 \cdot A_2 B_2' + X_3 \cdot X_2 \cdot A_1 B_1' + X_3 \cdot X_2 \cdot X_1 \cdot A_0 B_0' = 1$$

3] $A < B$:

$$\rightarrow A_3' B_3 + X_3 \cdot A_2' B_2 + X_3 \cdot X_2 \cdot A_1' B_1 + X_3 \cdot X_2 \cdot X_1 \cdot A_0' B_0 = 1$$

* Decoder:

→ going from one representation to another = encoding/decoding

- Converts "encoded" inputs into outputs (basically splits out minterms)

o) 7-segment decoder: (from BCD)

- We need to know whether a particular output should be HIGH or LOW for the LED to glow.


- 2 types: Common Anode & Common Cathode

photo
google
various

{ - Common Anode connects all LEDs to +VCC \Rightarrow input LOW = LED glow
- Common Cathode connects all LEDs to GND \Rightarrow input HIGH = LED glow


→ Consider common cathode:

A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	0	1	1	0	1	1	0	1



common cathode:

0	0	1	1	1	1	1	0	0	1	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1



→ 4 inputs $\Rightarrow 2^4 = 16$ possibilities

$\therefore 10-15 = 6$, don't care cond?

common
cathode

→ K-MAP for output a :

AB \ CD	00	01	11	10
00	1 0 1 1			
01	0 1 1 1			
11	X X 13 15	X X		
10	1 1 11 10	X X		

$$\Rightarrow F_a = A + C + BD + B'D'$$

$$= (B' + C + D)(A + B + C + D)$$


→ Same can be done for each output segment E , thus 7-segment decoder can be implemented.

* Encoder:

- 2^n inputs → n outputs

- $D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7 x y z$

1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	0	10	0	0
0	0	0	1	0	0	0	0	1	1	0	0
0	0	0	0	1	0	0	0	1	0	1	0
0	0	0	0	0	1	0	0	1	0	1	0
0	0	0	0	0	0	1	0	1	1	0	0
0	0	0	0	0	0	0	1	1	1	1	1



→ This simple encoder is a little ambiguous as it gives 000, for all outputs $0 \in$ various outputs for cases with situations with more than one input being 1. Thus, a priority encoder is required.


* Priority Encoder:

- Priority is given to highest subscript

- $D_0 D_1 D_2 D_3 x y z \Rightarrow z = D_0 + D_1 + D_2 + D_3$


- $D_0 D_1 D_2 D_3 x y z$ ∵ K-Mapping: (x)

	00	01	11	10
00	X	0	1	1
01	1	0	1	1
x	1	0	1	1
x	1	0	1	1
x	x	1	1	1
x	x	1	1	1



$$x = D_2 + D_3 \leftarrow$$


- If y , for y :




MID SEMESTERS UNTIL HERE

* SEQUENTIAL CIRCUITS:

- Combinational circuit + memory (storage elements)
- # Synchronous Circuit Asynchronous Circuit
- All state variable changes are synchronized with a universal clock signal.
- Under strict control of a master clock and are thus less prone to failure or to a race condition & hence are more reliable
- Are not synchronized to change simultaneously, change irrespective of each other
- Internal state changes as soon as any of the inputs change and hence are more prone to a race condition.




- clock used to make synchronous circuits stable.
- The above block diagram is of a typical asynchronous circuit.
- Following is the block diagram for synchronous circuits:



- clock represented as clk.

*] Latch:

- (Reset) R → NOR-Implementation of SR latch:



NOR-Implementation of SR latch:

$Q \oplus Q'$ → Function Table:

S	R	Q	Q'
1	0	1	0
0	0	1	0 (after S=1, R=0)
0	1	0	1
0	0	0	1 (after S=0, R=1)
1	1	0	0 (forbidden)


- SR-latches are level triggered,

i.e. change output only on level changes, i.e. 0 to 1 or 1 to 0

- Acts as one bit storage for set & reset = 0,0.

•] NAND-Implementation of SR latch:

- (Set) S → NAND-implemented SR latch:




S	R	Q	Q'
1	0	0	1
1	1	0	1 (after S=1, R=0)
0	1	1	0
1	1	1	0 (after S=1, R=0)
0	0	1	1 (forbidden)

- Acts as one bit storage for set & reset = 1,1.

•] Enabled SR Latch:

- SR Latch with enable input En:




En	S	R	Next State Q
0	x	x	No change
1	0	0	No change
1	0	1	$Q=0$, reset state
1	1	0	$Q=1$, set state
1	1	1	Indeterminate

Acts as
Memory
element

•] D-Latch: (Transparent Latch)

- SR Latch with $S=D$ and $R=D'$:



En	D	Next State Q
0	x	No change
1	0	$Q=0$
1	1	$Q=1$

Acts as
Memory
element

- eliminates indeterminate possibility


* Flip-Flops:

- Edge triggered


+ve edge
-ve edge

D-Flip Flop:


→ -ve edge triggered master-slave D-Flip Flop.




- During +ve edge, the master-D-latch is disabled & Y goes to Q through slave-D-latch.
 - During -ve edge the slave D-latch is disabled & Y changes through master-D-latch. This Y propagates during the next +ve edge.
 - Thus, it is ~~said~~ to be negative edge triggered.
 - The input is held during hold time, i.e. when clocks are on low.
- +ve edge triggered D-Flip Flop using SR latches:



- During -ve edges SR latches go into the 1,1 state, i.e. they don't change the current output. Thus, +ve edge triggered.
- Graphic symbol for edge-triggered D-Flip Flop



a] +ve edge




b] -ve edge

→ \Rightarrow edge triggered

JK-Flip Flop:

- There are four operations we are looking to do in a flip flop.
Set to 1, reset to 0, retain or complement.
- D fails to do all 4, (only set, reset)
- Synchronized by a clk, JK uses two inputs to do all 4.
- It follows the characteristic function: $D = JQ' + KQ$




J K $Q(t+1)$

0 0 $Q(t)$ (No Change)

0 1 0 (Reset)


1 0 1 (Set)

1 1 $Q'(t)$ (complement)




T-Flip Flop:

- T(toggle) is a complementing flip flop. - It can also be constructed
ers.
- Useful for designing binary counters using a D-flip flop



$$D = T'Q + TQ'$$



⊕	T	$Q(t+1)$
0	$Q(t) \Rightarrow$ No Change	0 \Rightarrow No Change
1	$Q'(t) \Rightarrow$ Complement	1 \Rightarrow Complement

T	$Q(t+1)$
0	$Q(t) \Rightarrow$ No Change
1	$Q'(t) \Rightarrow$ Complement


T	$Q(t+1)$
0	$Q(t) \Rightarrow$ No Change
1	$Q'(t) \Rightarrow$ Complement

*Analysis of Sequential Circuits:

- It consists of obtaining a table or a diagram for the time sequence of inputs, outputs & internal states.
- Write an expression for $(t+1)$ in terms of (t) .

• Analysis of a sequential circuit with D-flip-flops:


- Consider the following circuit:



→ Making State Table:

A(t)	B(t)	$x=0$	$x=1$	$x=0$	$x=1$
		A(t+1)	B(t+1)	A(t+1)	B(t+1)
0	0	0	0	0	1
0	1	0	0	1	1
1	0	0	0	1	0
1	1	0	0	1	0

→ State Diagram:



→ Steps:

- 1] Derive state diagram
- 2] Assign binary values to states
- 3] Obtain binary coded state table
- 4] Derive state / output eqns.
- 5] Draw logic diagram

* State Reduction:

state	<i>a</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>d</i>	<i>d</i>	<i>e</i>	<i>d</i>	<i>e</i>	<i>a</i>
input	0	1	0	1	0	1	1	0	1	0	0	
output	0	0	0	0	0	1	1	0	1	0	0	

Table 5.6
State Table

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>f</i>	0	1
<i>e</i>	<i>a</i>	<i>f</i>	0	1
<i>f</i>	<i>g</i>	<i>f</i>	0	1
<i>g</i>	<i>a</i>	<i>f</i>	0	1

234 Chapter 5 Synchronous Sequential Logic

Table 5.7
Reducing the State Table

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>f</i>	0	1
<i>e</i>	<i>a</i>	<i>f</i>	0	1
<i>f</i>	<i>e</i>	<i>f</i>	0	1

Table 5.8
Reduced State Table

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>d</i>	0	1
<i>e</i>	<i>a</i>	<i>d</i>	0	1

In fact, this sequence is exactly the same as that obtained for Fig. 5.25 if we replace *g* by *e* and *f* by *d*.

Checking each pair of states for equivalency can be done systematically by means of a procedure that employs an implication table, which consists of squares, one for every suspected pair of possible equivalent states. By judicious use of the table, it is possible to determine all pairs of equivalent states in a state table.






FIGURE 5.26
Reduced state diagram

Ex: Draw state diagram for sequence of three detectors:




→ Make table & minimise & implement using K-Maps


↳ Analysis with JK Flip-Flops:




\Rightarrow	$A(t)$	$B(t)$	x	$A(t+1)$	$B(t+1)$	J_A	K_A	J_B	K_B
	0	0	0	0	1	0	0	1	0
	0	0	1	0	0	0	0	0	1
	0	1	0	1	1	1	1	1	0
	0	1	1	1	0	1	0	0	1
	1	0	0	1	1	0	0	1	1
	1	0	1	1	0	0	0	0	0
	1	1	0	0	0	1	1	1	1
	1	1	1	1	1	1	0	0	0



Analysis with T Flip-Flops:




$A(t)$	$B(t)$	X	$A(t+1)$	$B(t+1)$	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1




Mealy Machine:

- The output is the value that is present immediately before the active edge of the clock.



Moore Machine:

- Outputs synced with clock, as directly dependant on f-f outputs




* Synthesis of sequential circuits:

◦ Synthesis using D flip-flops:

- Let's use 3 1's as example.

→ 2 flip-flops required as $00\ 01\ 10\ 00 = 4$ states


- Now, reduce next state using K-Maps:



$$D_A = A'X + BX$$

$$D_B = A'X + B'X$$

$$y = AB$$



◦ Synthesis using JK flip-flops:

- First we have to make an excitation table.

$Q(t)$	$Q(t+1)$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

} Reverse Engineer from
Characteristic Table of JK flip-flop

$A(t)$	$B(t)$	X	$A(t+1)$	$B(t+1)$	J_A	K_A	J_B	K_B
0	0	0	0	0	0	X	0	X
0	0	1	0	1	0	X	1	X
0	1	0	1	0	1	X	X	1
0	1	1	0	1	0	X	X	0
1	0	0	1	0	X	0	0	X
1	0	1	1	1	X	0	1	X
1	1	0	1	1	X	0	X	0
1	1	1	0	0	X	1	X	1


$A \setminus B$	00	01	11	10	$A \setminus B$	00	01	11	10	$A \setminus B$	00	01	10	$A \setminus B$	00	01	11	10
0			1		0	X	X	X	X	0	1	X	X	0	X	X	1	
1	X	X	X	X	1		1			1	X	X	1	X	X	1		

$$J_A = Bx'$$

$$K_A = Bx$$

$$J_B = x$$

$$K_B = (A \oplus x)'$$



* Synthesis using T flip-flops:

↳ Excitation Table: ↳ Counter:

$Q(t)$	$Q(t+1)$	T	$A_2(t)$	$A_1(t)$	$A_0(t)$	$A_2(t+1)$	$A_1(t+1)$	$A_0(t+1)$	$T_{A_2}^2$	$T_{A_0}^1$	T_{A_0}
0	0	0	0	0	0	0	0	0	0	1	001
0	1	1	0	0	1	0	1	0	0	011	
1	0	-1	0	1	0	0	1	1	1	001	
1	1	0	0	1	1	1	0	0	0	111	
			1	0	0	1	0	1	0	011	
			1	0	1	1	1	0	0	011	
			1	1	0	1	1	1	1	001	
			1	1	1	0	0	0	0	111	
			1	1	1	0	0	0	0	111	


$\rightarrow T_{A_0} = 1$

$A_2 \setminus A_1 A_0$	00	01	11	10
0	0	1	1	2
1	4	5	3	6

$A_2 \setminus A_1 A_0$	00	01	11	10
0	0	1	1	2
1	4	5	1	6

$$T_{A_2} = A_1 A_0$$

$$T_{A_1} = A_0$$



* Registers:

- A combination of several flip flops to store larger bits of memory i.e. 4 bits, 8 bits, 16 bits, etc.


o) Parallel Registers:

- clock cycle causes all bits to change

o) Serial Registers:

- clock cycle shifts bits to next flip flop


(I) Parallel Register:



- The common clock input triggers all flip-flops on the +ve edge, the binary data transferred to register.
- When clear-b (connected to reset) goes to 0, flip-flops ^{reset}.

(II) Registers with Load Input:


- We might not be interested in changing data every cycle.
- A separate control signal must be used, transfer of new information is called loading/updating.
- We want clock pulse to reach all at same time, ~~clock~~ inverting gates in the clock path is advised as that means logic performed with clock pulses.
- Two do this a two channel mux is used. When load input is 0, data from external points transferred to register @ next +ve edge. When load 1 : output flip-flops connected to their respective inputs.
- The feedback from output to input necessary because a D-flip-flop does not have a "no change" condition.



Clock


III Shift Register:

- All flip-flops receive common pulses, which activate the shift of data from one stage to next.



- Two-channel MUX can be used to regulate here as well


① Serial Transfer:



Timing pulse	Shift Register A	Shift Register B
Initial value	1 0 1 1	0 0 1 0
After T ₁	1 1 0 1	1 0 0 1
After T ₂	1 1 1 0	1 0 0 1
After T ₃	0 1 1 1	0 1 0 0
After T ₄	1 0 1 1	1 0 0 1


② Serial Addition:

- Beginning with the least significant pair of bits, the circuit adds one pair at a time through a single FA
- Carry transferred to D flip-flop, output of which used as carry input for next pair.
- By shifting sum to A while bits of A shift out, it is possible to use one register for storing augend & sum
- The parallel adder uses registers with a parallel load. The no. of FAs in parallel adder = no. of bits in binary ~~add~~ number whereas serial = 1 FA & 1 flip-flop
- Excluding the registers, parallel adder → combinational circuit
serial adder → sequential circuit.



Universal Shift Register:

- Can shift right as well as shift left.



- When $S_1 S_0 = 00$, the present value of the register is applied to the D inputs of the flip-flops. This cond'n forms a path from the output of each flip-flop, so that the output recirculates to the input.
- When $S_1 S_0 = 11$, the binary information on the parallel input lines is transferred into the register simultaneously during the next clock edge.