# Lab-Report 6

Course Code: CSE-404

Course Name: VLSI Design Lab

Submitted By

Name: Md. Jahirul Islam

ID: 181-017-042

Department of CSE

Submitted To

Shaiyek Md. BulandTaslim

Lecturer

Department of EEE

Submitted Date: 15-08-2021


**Experiment Name:**A 2-input NAND gate is diving a 2-input NOR gate and an inverter using MICROWIND.

**Objective:**A 2-input NAND gate is diving a 2-input NOR gate and an inverter and see the performance and output wave shape.


#### TruthTable:

| Α | В | С | NAND<br>(AB) | NOR | INVERTER |
|---|---|---|--------------|-----|----------|
| 0 | 0 | 0 | 1            | 0   | 0        |
| 0 | 0 | 1 | 1            | 0   | 0        |
| 0 | 1 | 0 | 1            | 0   | 0        |
| 0 | 1 | 1 | 1            | 0   | 0        |
| 1 | 0 | 0 | 1            | 0   | 0        |
| 1 | 0 | 1 | 1            | 0   | 0        |
| 1 | 1 | 0 | 0            | 1   | 1        |
| 1 | 1 | 1 | 0            | 0   | 1        |


## **Microwind Design:**



## **Microwind Output:**





## **DSCH2 Input:**





## **DSCH2 Output:**


All the outputs are same as the truth table. Here I have given some sample output.













#### Code:



#### **Compiled Verilog on Microwind:**



#### **Output:**

