## **Laboratory Project: Review Memory Lab**

**MdShahid Bin Emdad** 

March 14th, 2022

CSC 34200/34300

## **Design An LPM RAM 1-PORT:**




Figure 1: Project Summary




Figure 2: Parameter settings for q output and words of memory

```
E:/CSC 342/Assignments/Lab 4/Emdad 03 14 2022 RAM1PORT/Emdad 14thMarch RAM1PORT.vhd
File Edit View Tools Bookmarks Window Help
 E:/CSC_342/Assignments/Lab 4/Emdad_03_14_2022_RAM1PORT/Emdad_14thMarch_RAM1PORT.vhd - Default *
                                                                                                   X∢ »X 🖹 🕺
  B + 🚅 🔲 爹 ∰ | ¾ 🐿 🖺 🗘 🗘 | ○ + 👫 🖺
                                                     🕸 🝱 🕮 🌠
                                                                         1 2 1 | 1 · 2 · 1
  In#
  40
          LIBRARY altera mf;
  41
         USE altera_mf.altera_mf_components.all;
  42
  43
       □ ENTITY Emdad_14thMarch_RAM1PORT IS
                  PORT
  44
  45
  46
                                           : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
                                           : IN STD_LOGIC := '1';
: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
  47
                          clock
  48
                          data
  49
                          wren
                                           : IN STD_LOGIC ;
                                           : OUT STD LOGIC VECTOR (3 DOWNTO 0)
  50
                          q
  51
  52
         END Emdad 14thMarch RAM1PORT;
  53
  54
  55
       ARCHITECTURE SYN OF emdad 14thmarch ramlport IS
  56
  57
                  SIGNAL sub_wire0
                                           : STD_LOGIC_VECTOR (3 DOWNTO 0);
  58
  59
       □ BEGIN
  60
                       <= sub_wire0(3 DOWNTO 0);</pre>
  61
  62
                  altsyncram component : altsyncram
  63
                  GENERIC MAP (
  64
                          clock_enable_input_a => "BYPASS",
  65
                          clock_enable_output_a => "BYPASS"
  66
                          intended_device_family => "Cyclone V",
  67
                          lpm hint => "ENABLE RUNTIME MOD=NO",
                          lpm_type => "altsyncram",
  68
  69
                          numwords_a => 16,
  70
                          operation mode => "SINGLE PORT",
  71
                          outdata_aclr_a => "NONE",
                          outdata_reg_a => "CLOCKO"
  72
  73
                          power_up_uninitialized => "FALSE",
  74
                          read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ",
  75
                          widthad_a => 4,
  76
                          width_a => 4,
  77
                          width_byteena_a => 1
  78
  79
  80
                          address_a => address,
  81
                          clock0 => clock,
  82
                          data a => data,
                          wren_a => wren,
  83
  84
                          q_a => sub_wire0
  85
          END SYN;
  86
```

Figure 3: LPM RAM 1-PORT VHDL Code

It compiled successfully. This is the most interesting project so far as we can use this method further to create LPM Ports without even coding. The LPM module gave it to us. Therefore, it was great learning.