Computer Science C.Sc. 342/343 **Spring 2022**

Last Name: Emdad

First Name: Md Showid

Self Test on CPU Controls

To be performed

and 2:00-3:40 PM on May 4, 2022 12:00-1:40 PM

Please submit as direct message on Slack to Instructor

Please write your Last Name and First Name on every page:

NO CORRECTIONS ARE ALLOWED!

PLEASE SELECT THE CORRECT ROW AND EXPLAIN YOUR ANSWERS IN NO MORE THAN TWO SENTENCES.

Please hand write and sign statements affirming that you will not cheat:

I will use only one computing device to perform this test"

Please hand write and sign here: I will neither give nor receive un authorized assistance on this exam. I will use only un authorized assistance on this exam. I will use only un authorized assistance on this exam. I will use only un authorized assistance on this exam.

Meaning of the Control Signals

• ExtOp: $0 \Rightarrow$ "zero"; $1 \Rightarrow$ "sign"

ALUsrc: $0 \Rightarrow \text{regB}$; $1 \Rightarrow \text{immed}$


ALUctr: "add", "sub", "or"

MemWr: $1 \Rightarrow$ write memory

° MemtoReg: $0 \Rightarrow ALU$; $1 \Rightarrow Mem$

° RegDst: $0 \Rightarrow$ "rt"; $1 \Rightarrow$ "rd"


 $^{\circ}$ RegWr: 1 \Rightarrow write register



Last Name: Emdad First Name: Md Shahid

Setting PC Source Control Signal

- PCSrc: $0 \Rightarrow PC \le PC + 4$ $1 \Rightarrow PC \le PC + 4 + \{SignExt(Im16), 2'b00\}$
- Later in lecture: higher-level connection between mux and branch cond



Explanation: The answer is 1 because we are checking two adder components by using branch equal. We do not need to use store word and load word and the adders.

Meaning of the Control Signals

• ExtOp: $0 \Rightarrow$ "zero"; $1 \Rightarrow$ "sign"

ALUsrc: $0 \Rightarrow \text{regB}$; $1 \Rightarrow \text{immed}$


ALUctr: "add", "sub", "or"

MemWr: $1 \Rightarrow$ write memory

° MemtoReg: $0 \Rightarrow ALU$; $1 \Rightarrow Mem$

° RegDst: $0 \Rightarrow$ "rt"; $1 \Rightarrow$ "rd"


° RegWr: 1 ⇒ write register



First Name: Md Shahid

Specify ALU source mux Control

• ALUsrc: $0 \Rightarrow \text{reg as ALU B input; } 1 \Rightarrow \text{immediate as ALU B input}$




First Name: Md Shahid

extend so we will not use it. ORI is 0 and

sign extension for the rest is 1.

Specify Immediate Extender Op Control


ExtOp: 0 ⇒ "zero extend immediate" ; 1 ⇒ "sign extend imm."



Last Name: Emdad First Name: Md Shahid


Specify Register Write Control

 $^{\circ}$ RegWr: $1 \Rightarrow$ write register



First Name: Md Shahid

Specify Register Destination Control




ExtOp ALUSrc The answer is 7 because for destination register, SW and BEQ could either be 0 or 1. AddU and SubU needs to be 1. we only write to rt for the ORI and LW instructions.

First Name: Md Shahid

Specify the Memory Write Control Signal


• MemWr: $1 \Rightarrow$ write memory



First Name: Md Shahid

Specify Memory To Register File Mux Control


MemtoReg:0 ⇒ ALU; 1 ⇒ Mem



First Name: Md Shahid

Specify the ALU Control Signals

• ALUctr: $0 \Rightarrow$ "add", $1 \Rightarrow$ "sub", $2 \Rightarrow$ "or"



Last Name:

First Name: