

Computer Science

C.Sc. 342/343

Spring 2022

Last Name: Emdad

First Name: Md Shauhid

Self Test on CPU Controls

To be performed

12:00-1:40 PM and 2:00-3:40 PM on May 4, 2022

Please submit as direct message on Slack to Instructor

Please write your Last Name and First Name on every page:

NO CORRECTIONS ARE ALLOWED!

PLEASE SELECT THE CORRECT ROW AND EXPLAIN YOUR ANSWERS IN NO MORE THAN TWO SENTENCES.

Please hand write and sign statements affirming that you will not cheat:

"I will neither give nor receive unauthorized assistance on this exam.

I will use only one computing device to perform this test"


Please hand write and sign here: I will neither give nor receive unauthorized assistance on this exam. I will use only one computing device to perform this test.

Shauhid

Meaning of the Control Signals


- **ExtOp:** 0 \Rightarrow “zero” ; 1 \Rightarrow “sign”
- **ALUsrc:** 0 \Rightarrow regB; 1 \Rightarrow immed
- **ALUctr:** “add”, “sub”, “or”

- **MemWr:** 1 \Rightarrow write memory
- **MemtoReg:** 0 \Rightarrow ALU; 1 \Rightarrow Mem
- **RegDst:** 0 \Rightarrow “rt”; 1 \Rightarrow “rd”
- **RegWr:** 1 \Rightarrow write register



Setting PC Source Control Signal

- **PCSrc:**
 - $0 \Rightarrow PC \leq PC + 4$
 - $1 \Rightarrow PC \leq PC + 4 + \{\text{SignExt}(\text{Im16}), 2'b00\}$
- Later in lecture: higher-level connection between mux and branch cond




Answer?	AddU	SubU	ORI	LW	SW	BEQ
0	0	0	0	0	0	0
1	0	0	0	0	0	1
2	0	0	0	0	1	1
3	0	0	0	1	1	1
4	0	0	1	1	1	1
5	0	1	1	1	1	1
6	1	1	1	1	1	1
7	1	1	1	1	1	X
8	X	X	X	X	X	1
9	None of the above					

Explanation: The answer is 1 because we are checking two adder components by using branch equal. We do not need to use store word and load word and the adders.

Meaning of the Control Signals

- **ExtOp:** 0 \Rightarrow “zero” ; 1 \Rightarrow “sign”
- **ALUsrc:** 0 \Rightarrow regB; 1 \Rightarrow immed
- **ALUctr:** “add”, “sub”, “or”


- **MemWr:** 1 \Rightarrow write memory
- **MemtoReg:** 0 \Rightarrow ALU; 1 \Rightarrow Mem
- **RegDst:** 0 \Rightarrow “rt”; 1 \Rightarrow “rd”
- **RegWr:** 1 \Rightarrow write register



Specify ALU source mux Control

ALUSrc:

0 \Rightarrow reg as ALU B input; 1 \Rightarrow immediate as ALU B input



Answer?

0

1

2

3

4

5

6

7

8

9


Ad d U	S ub U	OR I	L W	S W	B E Q
0	0	0	0	0	0
0	0	0	0	0	1
0	0	0	0	1	1
0	0	1	1	1	0
0	0	0	1	1	1
0	0	0	1	1	X
1	1	1	1	1	1
1	1	1	1	1	X
X	X	X	X	X	1
None of the above					

The answer is 9 because none of the answer is correct. The input data is only sign extended for those 3 instructions.

Specify Immediate Extender Op Control

ExtOp:

0 \Rightarrow "zero extend immediate" ; 1 \Rightarrow "sign extend imm."



Answer?

0

1

2

3

4

5

6

7


8

9

	AddU	SubU	ORI	LW	SW	BEQ
0	0	0	0	0	0	1
1	0	0	0	0	1	1
2	0	0	0	1	1	1
3	0	0	1	1	1	1
4	0	1	1	1	1	1
5	1	1	1	1	1	1
6	X	0	1	1	1	1
7	X	X	0	1	1	1
8	X	X	1	0	0	0
9	None of the above					

The answer is 7 because we are using ExtOp. AddU and SubU, we don't need to extend so we will not use it. ORI is 0 and sign extension for the rest is 1.



- **RegWr:** $1 \Rightarrow$ write register



The answer is 7 because we are using write register. AddU, SubU, ORI and LW is 1 meaning it was enables and for SW and BEQ is 0, meaning write register isnt enabled.

Specify Register Destination Control

° RegDst: 0 \Rightarrow "rt"; 1 \Rightarrow "rd"



Answer?


0
1
2
3
4
5
6
7
8
9

AddU	SubU	ORI	LW	SW	BEQ
0	0	0	0	0	0
0	0	0	0	0	1
0	0	0	0	1	1
0	0	0	1	1	0
0	0	1	1	0	0
0	1	1	0	0	0
1	1	0	0	0	0
1	1	0	0	X	X
1	1	0	0	0	X
None of the above					

The answer is 7 because for destination register, SW and BEQ could either be 0 or 1. AddU and SubU needs to be 1. we only write to rt for the ORI and LW instructions.


Specify the Memory Write Control Signal

- MemWr:** 1 \Rightarrow write memory



Specify Memory To Register File Mux Control


- MemtoReg: 0 \Rightarrow ALU; 1 \Rightarrow Mem



The answer is 4 because we need load word enables to read the data from memory. We do not need SW and BEQ so it does not matter.

Specify the ALU Control Signals

- **ALUctr:** $0 \Rightarrow \text{"add"}, 1 \Rightarrow \text{"sub"}, 2 \Rightarrow \text{"or"}$



The answer is 3 because we need SubU and BEQ enabled for the ALU control. ORI needs to be 2 for given value and perform "or" instructions for add/sub.

AddU	SubU	ORI	LW	SW	BEQ
0	0	0	0	0	0
0	0	0	0	0	1
0	1	0	0	0	1
0	1	2	0	0	1
0	1	2	0	0	X
0	1	2	0	X	X
0	1	2	X	X	X
X	1	2	X	X	X
X	X	2	0	0	1
None of the above					