Self-Check Laboratory Exercise 4A

MdShahid Bin Emdad

March 14th, 2022

CSC 34200/34300

Part 1: D Latch Component, simulation and verification with Model-Sim




Figure 1: Project Summary




Figure 2: D-Latch Component




Figure 3: : D Latch VHDL code




Figure 4: D Latch VHDL code Compilation Successfully




Figure 5: D Latch Simulation Waveform

I did this waveform by following the truth table:




Figure 6: D Latch Truth Table

It has to match the output waveform therefore it is right.

Part 2: Master-Slave D flip-flop using D Latches and simulation with Model-Sim




Figure 7: Master-Slave D flip-flop using D Latches




Figure 8: Compilation Successfully

```
🔷 Text Editor - E:/CSC_342/Assignments/Lab 4/Emdad_03_14_2022_d_latch/Emdad_03_14_2022_d_latch - Emdad_03_14_2022_d_latch - [Emdad_03_14_2022_d_latch - [add_03_14_2022_d_latch]
File Edit View Project Processing Tools Window Help
         | ♦♦ 💰 | 🏥 🖆 | 🚹 🃭 | 0 🔼 | 267 | 268 | Ξ
"Quartus Prime"
"Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
"Sun Mar 13 21:24:08 2022"
         -- VERSION
-- CREATED
          LIBRARY ieee;
USE ieee.std_logic_1164.all;
         LIBRARY work;
       □ENTITY Emdad_03_14_2022_d_latch_master_slave IS
                     PRN: IN STD_LOGIC;
D: IN STD_LOGIC;
CLK: IN STD_LOGIC;
CLRN: IN STD_LOGIC;
Q: OUT STD_LOGIC
          END Emdad_03_14_2022_d_latch_master_slave;
       BARCHITECTURE bdf_type OF Emdad_03_14_2022_d_latch_master_slave IS
                           SYNTHESIZED_WIRE_0 : STD_LOGIC;
SYNTHESIZED_WIRE_1 : STD_LOGIC;
       ⊟BEGIN
       □PROCESS(CLRN,PRN,SYNTHESIZED_WIRE_0,D)
       BPROCESS(CLRN,PRN,SYNTHESIZED_WIRE_0,D)
BEGIN

BIF (CLRN = '0') THEN

| SYNTHESIZED_WIRE_1 <= '0';

BELSIF (PRN = '0') THEN
| SYNTHESIZED_WIRE_1 <= '1';

BELSIF (SYNTHESIZED_WIRE_0 = '1') THEN
| SYNTHESIZED_WIRE_1 <= D;

END IF;

END PROCESS;
       | BPROCESS(CLRN,PRN,CLK,SYNTHESIZED_WIRE_1) | BEGIN |
| BIF (CLRN = '0') THEN |
| Q <= '0'; |
| ELLSIF (PRN = '0') THEN |
| Q <= '1'; |
| ELLSIF (CLK = '1') THEN |
| Q <= SYNTHESIZED_WIRE_1; |
| END IF; |
| END IF; |
| END PROCESS; |
          SYNTHESIZED_WIRE_0 <= NOT(CLK);
          END bdf_type;
```

Figure 9: Master-Slave D flip-flop using D Latches VHDL Code




Figure 10: D Latch Simulation Waveform

The waveforms are correct as it has the same waveform as D flip-flop we made from the built-in component.

Part 3: Using D flip-flop as a component symbol and simulation with Model-Sim




Figure 11: D flip-flop as a component symbol

```
💠 Text Editor - E:/CSC_342/Assignments/Lab 4/Emdad_03_14_2022_d_latch/Emdad_03_14_2022_d_latch - Emdad_03_14_2022_d_latch - [Emdad_03_14_2022_d_flip_flo]
File Edit View Project Processing Tools Window Help
           -- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors. Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
 6
10
11
12
13
14
15
                                          "Quartus Prime"
"Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
"Sun Mar 13 21:49:08 2022"
16
17
        ⊟-- PROGRAM
|-- VERSION
                 CREATED
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
           LIBRARY ieee;
USE ieee.std_logic_1164.all;
           LIBRARY work;
        □ENTITY Emdad_03_14_2022_d_flip_flop_component_VHDL IS
                  PORT
                       PRN: IN STD_LOGIC;
D: IN STD_LOGIC;
EDGE: IN STD_LOGIC;
CLRN: IN STD_LOGIC;
Q: OUT STD_LOGIC
33
34
35
         ■ARCHITECTURE bdf_type OF Emdad_03_14_2022_d_flip_flop_component_VHDL IS
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
        ⊟BEGIN
        □PROCESS(EDGE,CLRN,PRN)
       -END IF;
END PROCESS;
          END bdf_type;
```

Figure 12: D flip-flop as a component symbol VHDL Code




Figure 13: Compiled design successful




Figure 13: D flip-flop as a component symbol Simulation

As we can see in the picture, the waveform is correct because when EDGE(clock) changes from 0 to 1 and the value of D is transferred to Q which means a positive edge-triggered flip-flop.