

Midterm Lab Project

MdShahid Bin Emdad

March 23rd, 2022

CSC 34200/34300

Table of Contents

Objective:	2
Description of Specifications, and Functionality:	2
MIF Data:	2
Assignment 1:.....	3
i. Data Memory:	3
ii. Instruction Memory:.....	11
iii. Dual Ported Memory Module:.....	18
ASSIGNMENT 2:	23
i. 32-bit add/sub scratch.....	23
ii. 32-bit add/sub LPM module:.....	26
iii. Circuit Design using add/sub:.....	33
Simulation:	38
Assignment 1:.....	38
i. Data Memory:	38
ii. Instruction Memory:.....	39
iii. Dual Ported Memory Module:.....	40
Assignment 2:.....	41
i. 32-bit add/sub scratch:	41
ii. 32-bit add/sub LPM module:.....	42
iii. Circuit Design using add/sub:.....	42
Conclusion:	43

This is individual test project.

Please hand write and sign statements affirming that you will not cheat:

"I will neither give nor receive unauthorized assistance on this exam.

I will use only one computing device to perform this test"

Please hand write and sign here:



Objective:

The objective of this assignment is to design and understand the specifications of VHDL array and LPM (library of parameterized modules) modules. In assignment 1, we were instructed to design 32-bit X 16 words data memory and then 32-bit X 32 words instruction memory by using LPM 1 port RAM modules and then use the same idea of instruction memory design 2-port RAM 32-bit X 32 words. In assignment 2, we were instructed to design 32-bit add/subunit from scratch and then design another version using LPM modules and finally design a circuit with flags. Overall, this lab is to learn how data is written and read from RAM.

Description of Specifications, and Functionality:

The digital system I used in this assignment is Quartus Prime 20.1.1 and ModelSimSetup-20.1.1. There two packages needed are cyclonev and cyclonevi (both versions are 20.1.1). In the VHDL editor, I wrote my VHDL code to get the circuit output and then used Modelsim to simulate and run my circuit over time (ps unit).

Assignment 1:

- i. Data Memory: we used RAM-1 PORT 32x16.
- ii. Instruction Memory: we used RAM-1 PORT 32x32.
- iii. Dual Ported Memory Module: we used RAM-2 PORT 32x32

Assignment 2:

- i. 32-bit add/sub scratch
- ii. 32-bit add/sub LPM module
- iii. Circuit Design using add/sub

MIF Data:

In figure 1, first I opened MARS and ran “*Fibonacci.asm*” file.




Figure 1: Fibonacci.asm file

In figure 2, we can see the execute result after running the file. From the code column, I collected first 5 inputs to use it in my MIF file.

```

E:\CSC_342\Mars\Fibonacci.asm - MARS 4.5
File Edit Run Settings Tools Help
Run speed at max (no interaction)
Edit Execute
Text Segment
Bkpt Address Code Basic Source
0x00400000 0x3e011001 lui $1,0x00001001 7: la $s0, fibs # load address of array
0x00400004 0x34300000 ori $16,$1,0x00000000
0x00400008 0x3e011001 lui $1,0x00001001 8: la $s5, size # load address of size variable
0x0040000c 0x3435004c ori $21,$1,0x0000004c
0x00400010 0x8eb50000 lw $21,0x00000000($21) 9: lw $s5, 0($s5) # load array size
0x00400014 0x24120001 addiu $18,$0,0x0000... 21: li $s2, 1 # 1 is the known value of first and second Fib. number
0x00400018 0xaea120000 sw $18,0x00000000($16) 22: sw $s2, 0($s0) # F[0] = 1
0x0040001c 0xaea120004 sw $18,0x00000004($16) 23: sw $s2, 4($s0) # F[1] = F[0] = 1
0x00400020 0x2b1ffffe addi $17,$21,0xffff... 24: addi $s1, $s5, -2 # Counter for loop, will execute (size-2) times
0x00400024 0x8e130000 lw $19,0x00000004($16) 27: loop: lw $s3, 0($s0) # Get value from array F[n-2]
0x00400028 0x8e140004 lw $20,0x00000004($16) 28: lw $s4, 4($s0) # Get value from array F[n-1]
0x0040002c 0x02749c20 add $18,$19,$20 29: add $s2, $s3, $s4 # F[n] = F[n-1] + F[n-2]
0x00400030 0xaea120008 sw $18,0x00000008($16) 30: sw $s2, 8($s0) # Store newly computed F[n] in array
0x00400034 0x22100004 addi $16,$16,0x0000... 31: addi $s0, $s0, 4 # increment address to now-known Fib. number storage

```

Figure 2: fibonnacci.asm execute output

Assignment 1:

i. Data Memory:

In figure 3, we can see the file directory for the lpm_ram_32x16.




Figure 3: file directory for the lpm_ram_32x16

In figure 4, we can see the project summary for the lpm_ram_32x16.




Figure 4: project summary for the lpm_ram_32x16.

In figure 5, we are creating the MIF file and input 16 words and 32 bit.




Figure 5: MIF input

In figure 6, I inserted the values for the MIF file to get the read output while I run waveform.




Figure 6: MIF file data

In figure 7, we are IP variation for the modules.




Figure 7: IP variation for the modules.

In figure 8, we selected 32 bits and 16 words and M10K for the memory block and then clicked next.

Emdad_23rdMarch_lpm_ram_32x16/Emdad_23rdMarch_lpm_ram_32x16 - Emdad_23rdMarch_lpm_ram_32x16

/indow Help




Figure 8: RAM-1 PORT configuration Part 1

In figure 9, I checked out the q output port.




Figure 9: RAM-1 PORT configuration Part 2

In figure 10, we are selecting our created MIF file to read date from there for waveforms.

:term/Emdad_23rdMarch_lpm_ram_32x16/Emdad_23rdMarch_lpm_ram_32x16 - Emdad_23rdMarch_lpm_ram_32x16
ools Window Help




Figure 10: : RAM-1 PORT configuration Part 3

In figure 11, we can see the summary for the RAM-1 PORT.





Figure 11: RAM-1 PORT summary

In figure 12, we can see the VHDL code manipulated from the lpm modules.



```

36 LIBRARY ieee;
37 USE ieee.std_logic_1164.all;
38
39 LIBRARY altera_mf;
40 USE altera_mf.altera_mf_components.all;
41
42 ENTITY Emdad_23rdMarch2022_lpm_ram_32x16 IS
43 PORT
44 (
45   Emdad_23rdMarch2022_address : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
46   Emdad_23rdMarch2022_clock : IN STD_LOGIC := '1';
47   Emdad_23rdMarch2022_data : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
48   Emdad_23rdMarch2022_wren : IN STD_LOGIC ;
49   Emdad_23rdMarch2022_q : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
50 );
51 END Emdad_23rdMarch2022_lpm_ram_32x16;
52
53 ARCHITECTURE SYN OF Emdad_23rdMarch2022_lpm_ram_32x16 IS
54
55 SIGNAL Emdad_23rdMarch2022_sub_wire0 : STD_LOGIC_VECTOR(31 DOWNTO 0);
56
57 BEGIN
58   Emdad_23rdMarch2022_q <= Emdad_23rdMarch2022_sub_wire0(31 DOWNTO 0);
59
60   Emdad_23rdMarch2022_altSyncram_component : altSyncram
61   GENERIC MAP (
62     clock_enable_input_a => "BYPASS",
63     clock_enable_output_a => "BYPASS",
64     init_file => "Emdad_23rdMarch2022_lpm_ram_32x16.mif",
65     intended_device_family => "Cyclone V",
66     lpm_hint => "ENABLE_RUNTIME_MOD=NO",
67     lpm_type => "altSyncram",
68     numwords_a => 16,
69     operation_mode => "SINGLE_PORT",
70     outdata_aclr_a => "NONE",
71     outdata_reg_a => "UNREGISTERED",
72     power_up_uninitialized => "FALSE",
73     ram_block_type => "M10K",
74     read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ",
75     widthad_a => 4,
76     width_a => 32,
77     width_bytene_a => 1
78   )
79   PORT MAP (
80     address_a => Emdad_23rdMarch2022_address,
81     clock0 => Emdad_23rdMarch2022_clock,
82     data_a => Emdad_23rdMarch2022_data,
83     wren_a => Emdad_23rdMarch2022_wren,
84     q_a => Emdad_23rdMarch2022_sub_wire0
85   );
86
87
88 END SYN;
89 
```

Figure 12: RAM-1 PORT code for 32x16

In figure 13, we can see that it compiled successfully.




Figure 13: Compilation report

ii. Instruction Memory:

In figure 14, we can see the file directory for lpm RAM-1 PORT 32x32.




Figure 14: file directory for lpm RAM-1 PORT 32x32.

In figure 15, we can see the project summary for lpm RAM-1 PORT 32x32.




Figure 15: project summary for lpm RAM-1 PORT 32x32.

In figure 16, we are selecting for 32 bit and 32 words for MIF file.




Figure 16: MIF file config

In figure 17, we inserted our data in the MIF file.




Figure 17: inserted data into MIF file

In figure 18, we are configuring IP variation for lpm RAM-1 PORT 32x32.




Figure 18: IP variation for lpm RAM-1 PORT 32x32.

In figure 19, we can configure q output bits and words size for the port which is 32bits X 32 words.




Figure 19: lpm RAM-1 PORT 32x32 config Part 1

In figure 20, we uncheck the “q output port” option and click next.

dad_23rdMarch2022_lpm_ram_32x32/Emdad_23rdMarch2022_lpm_ram_32x32 - Emdad_23rdMarch2022_lpm_ram_32x32

indow Help




Figure 20: lpm RAM-1 PORT 32x32 config Part 2

In figure 21, we add our created MIF file to read date from it.




Figure 21: lpm RAM-1 PORT 32x32 config Part 3

In figure 22, we can a summary for the : lpm RAM-1 PORT 32x32.

idterm/Emdad_23rdMarch2022_lpm_ram_32x32/Emdad_23rdMarch2022_lpm_ram_32x32 - Emdad_23rdMarch2022_lpm_ram_32x32

Tools Window Help





Figure 22: lpm RAM-1 PORT 32x32 config Part 4

In figure 23, we can see the lpm RAM-1 PORT 32x32 VHDL code generated by the modules.



```

36 LIBRARY ieee;
37 USE ieee.std_logic_1164.all;
38
39 LIBRARY altera_mf;
40 USE altera_mf.altera_mf_components.all;
41
42 ENTITY Emdad_23rdMarch2022_lpm_ram_32x32 IS
43   PORT
44     (
45       Emdad_23rdMarch2022_address : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
46       Emdad_23rdMarch2022_clock : IN STD_LOGIC := '1';
47       Emdad_23rdMarch2022_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
48       Emdad_23rdMarch2022_wren : IN STD_LOGIC;
49       Emdad_23rdMarch2022_q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
50     );
51   END Emdad_23rdMarch2022_lpm_ram_32x32;
52
53 ARCHITECTURE SYN OF Emdad_23rdMarch2022_lpm_ram_32x32 IS
54
55   SIGNAL Emdad_23rdMarch2022_sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
56
57 BEGIN
58   Emdad_23rdMarch2022_q <= Emdad_23rdMarch2022_sub_wire0(31 DOWNTO 0);
59
60   Emdad_23rdMarch2022_altsyncram_component : altsyncram
61     GENERIC MAP (
62       clock_enable_input_a => "BYPASS",
63       clock_enable_output_a => "BYPASS",
64       init_file => "Emdad_23rdMarch2022_lpm_ram_32x32.mif",
65       intended_device_family => "Cyclone V",
66       lpm_hint => "ENABLE_RUNTIME_MOD=NO",
67       lpm_type => "altsyncram",
68       numwords_a => 32,
69       operation_mode => "SINGLE_PORT",
70       outdata_aclr_a => "NONE",
71       outdata_reg_a => "UNREGISTERED",
72       powerup_uninitialized => "FALSE",
73       ram_block_type => "M10K",
74       rgar_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ",
75       widthad_a => 5,
76       width_a => 32,
77       width_byteena_a => 1
78     )
79     PORT MAP (
80       address_a => Emdad_23rdMarch2022_address,
81       clock0 => Emdad_23rdMarch2022_clock,
82       data_a => Emdad_23rdMarch2022_data,
83       wren_a => Emdad_23rdMarch2022_wren,
84       q_a => Emdad_23rdMarch2022_sub_wire0
85     );
86   END SYN;
87
88 END;
89

```

Figure 23: VHDL code lpm RAM-1 PORT 32x32

In figure 24, we can see it compiled successfully.




Figure 24: lpm RAM-1 PORT 32x32 compiled successfully

iii. Dual Ported Memory Module:

In figure 25, we can see the file directory for Dual Ported Memory Module.




Figure 25: file directory for Dual Ported Memory Module.

In figure 26, we can see the project summary for Dual Ported Memory Module.




Figure 26: project summary for Dual Ported Memory Module

In figure 27, we are configure input size for MIF file.




Figure 27: MIF file input config

In figure 28, we are inserting data in MIF file.




Figure 28: insert data into MIF file

In figure 29, we can see that we chose 32 bits and then M10K for memory block.




Figure 29: lpm RAM-2 PORT 32x32 config Part 1

In figure 30, we are adding our created MIF in the modules.




Figure 30: lpm RAM-2 PORT 32x32 config Part 2

In figure 31, we can see the generated VHDL code of lpm RAM-2 PORT 32x32.

```

37 LIBRARY ieee;
38 USE ieee.std_logic_1164.all;
39
40 LIBRARY altera_mf;
41 USE altera_mf.altera_mf_components.all;
42
43 ENTITY Emdad_23rdMarch2022_lpm_dual_port_ram_32x32 IS
44 | PORT
45 |
46 | Emdad_23rdMarch2022_clock : IN STD_LOGIC := '1';
47 | Emdad_23rdMarch2022_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
48 | Emdad_23rdMarch2022_rdaddress : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
49 | Emdad_23rdMarch2022_wraddress : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
50 | Emdad_23rdMarch2022_wren : IN STD_LOGIC := '0';
51 | Emdad_23rdMarch2022_q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
52 );
53 END Emdad_23rdMarch2022_lpm_dual_port_ram_32x32;
54
55 ARCHITECTURE SYN OF emdad_23rdmarch2022_lpm_dual_port_ram_32x32 IS
56 |
57 | SIGNAL Emdad_23rdMarch2022_sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
58 |
59 BEGIN
60 | Emdad_23rdMarch2022_q <= Emdad_23rdMarch2022_sub_wire0(31 DOWNTO 0);

```

Figure 31: RAM-2 PORT 32x32 VHDL code

```

61
62 Emdad_23rdMarch2022_altsyncram_component : altsyncram
63 GENERIC MAP (
64 address_aclr_b => "NONE",
65 address_reg_b => "CLOCK0",
66 clock_enable_input_a => "BYPASS",
67 clock_enable_input_b => "BYPASS",
68 clock_enable_output_b => "BYPASS",
69 init_file => "Emdad_23rdMarch2022_lpm_dual_port_ram_32x32.mif",
70 intended_device_family => "Cyclone V",
71 lpm_type => "altsyncram",
72 numwords_a => 32,
73 numwords_b => 32,
74 operation_mode => "DUAL_PORT",
75 outdata_aclr_b => "NONE",
76 outdata_reg_b => "CLOCK0",
77 power_up_uninitialized => "FALSE",
78 ram_block_type => "M10K",
79 read_during_write_mode_mixed_ports => "DONT CARE",
80 widthad_a => 5,
81 widthad_b => 5,
82 width_a => 32,
83 width_b => 32,
84 width_bytlena_a => 1
85 )
86 PORT MAP (
87 address_a => Emdad_23rdMarch2022_wraddress,
88 address_b => Emdad_23rdMarch2022_rdaddress,
89 clock0 => Emdad_23rdMarch2022_clock,
90 data_a => Emdad_23rdMarch2022_data,
91 wren_a => Emdad_23rdMarch2022_wren,
92 q_b => Emdad_23rdMarch2022_sub_wire0
93 );
94
95 END SYN;

```

Figure 32: lpm RAM-2 PORT 32x32 VHDL code

In figure 33, we can see it compiled successfully.




Figure 33: lpm RAM-2 PORT 32x32 compilation report

ASSIGNMENT 2:

i. 32-bit add/sub scratch

In figure 34, we are creating file directory for 32-bit add/sub scratch.




Figure 34: 32-bit add/sub scratch file directory

In figure 35, we can see the project summary for 32-bit add/sub scratch.




Figure 35: project summary for 32-bit add/sub scratch

In figure 36, we can see the VHDL code for adder.

```

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE IEEE.STD_LOGIC_UNSIGNED.all;
ENTITY Emdad_23rdMarch2022_adderk IS
  GENERIC ( k : INTEGER := 8 );
  PORT (
    Emdad_23rdMarch2022_carryin : IN STD_LOGIC ;
    Emdad_23rdMarch2022_X, Emdad_23rdMarch2022_Y : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0) ;
    Emdad_23rdMarch2022_S : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0) ;
    Emdad_23rdMarch2022_carryout : OUT STD_LOGIC );
END Emdad_23rdMarch2022_adderk;

ARCHITECTURE Behavior OF Emdad_23rdMarch2022_adderk IS
  SIGNAL Emdad_23rdMarch2022_Sum : STD_LOGIC_VECTOR(k DOWNTO 0) ;
BEGIN
  Emdad_23rdMarch2022_Sum <= ('0' & Emdad_23rdMarch2022_X) + ('0' & Emdad_23rdMarch2022_Y) + Emdad_23rdMarch2022_carryin ;
  Emdad_23rdMarch2022_S <= Emdad_23rdMarch2022_Sum(k-1 DOWNTO 0) ;
  Emdad_23rdMarch2022_carryout <= Emdad_23rdMarch2022_Sum(k) ;
END Behavior ;

```

The screenshot shows the Quartus Prime Lite Edition interface with the VHDL code for the adder component. The code is displayed in the main editor window, and the "Tasks" tab of the toolbar is selected, showing the following compilation tasks:

- Compile Design 00:01:09
- Analysis & Synthesis 00:00:09
- Fitter (Place & Route) 00:00:45
- Assembler (Generate pro... 00:00:09
- Timing Analysis 00:00:06
- EDA Netlist Writer

Figure 36: VHDL code for adder

In figure 37, we can see the VHDL code for mux2to1.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3
4 ENTITY Emdad_23rdMarch2022_mux2to1 IS
5   GENERIC ( k : INTEGER := 8 );
6   PORT (
7     Emdad_23rdMarch2022_V, Emdad_23rdMarch2022_W : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0);
8     Emdad_23rdMarch2022_SelM : IN STD_LOGIC;
9     Emdad_23rdMarch2022_F : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0)
10    );
11  END Emdad_23rdMarch2022_mux2to1;
12
13 ARCHITECTURE Behavior OF Emdad_23rdMarch2022_mux2to1 IS
14
15 BEGIN
16   PROCESS ( Emdad_23rdMarch2022_V, Emdad_23rdMarch2022_W, Emdad_23rdMarch2022_SelM )
17   BEGIN
18     IF Emdad_23rdMarch2022_SelM = '0' THEN
19       Emdad_23rdMarch2022_F <= Emdad_23rdMarch2022_V;
20     ELSE
21       Emdad_23rdMarch2022_F <= Emdad_23rdMarch2022_W;
22     END IF;
23   END PROCESS;
24 END Behavior;

```

Figure 37: VHDL code for mux2to1

In figure 38, we can see the VHDL code for add_sub from intel pdf.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3
4 ENTITY Emdad_23rdMarch2022_32_bit_add_sub_scratch IS
5   GENERIC ( n : INTEGER := 32 );
6   PORT (
7     Emdad_23rdMarch2022_A, Emdad_23rdMarch2022_B : IN STD_LOGIC_VECTOR(n-1 DOWNTO 0);
8     Emdad_23rdMarch2022_Clock, Emdad_23rdMarch2022_Reset, Emdad_23rdMarch2022_Sel1, Emdad_23rdMarch2022_AddSub : IN STD_LOGIC;
9     Emdad_23rdMarch2022_Z : BUFFER STD_LOGIC_VECTOR(n-1 DOWNTO 0);
10    Emdad_23rdMarch2022_Overflow : OUT STD_LOGIC;
11  );
12
13 END Emdad_23rdMarch2022_32_bit_add_sub_scratch;
14
15 ARCHITECTURE Behavior OF Emdad_23rdMarch2022_32_bit_add_sub_scratch IS
16
17 SIGNAL Emdad_23rdMarch2022_G, Emdad_23rdMarch2022_H, Emdad_23rdMarch2022_M, Emdad_23rdMarch2022_Areg, Emdad_23rdMarch2022_Breg, Emdad_23rdMarch2022_Xreg, Emdad_23rdMarch2022_AddSubR_n : STD_LOGIC_VECTOR(n-1 DOWNTO 0);
18 SIGNAL Emdad_23rdMarch2022_Sel1r, Emdad_23rdMarch2022_AddSubR, Emdad_23rdMarch2022_carryout, Emdad_23rdMarch2022_over_flow : STD_LOGIC;
19
20 COMPONENT Emdad_23rdMarch2022_mux2to1
21   GENERIC ( k : INTEGER := 8 );
22   PORT (
23     Emdad_23rdMarch2022_V, Emdad_23rdMarch2022_W : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0);
24     Emdad_23rdMarch2022_SelM : IN STD_LOGIC;
25     Emdad_23rdMarch2022_F : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0)
26   );
27 END COMPONENT;
28
29 COMPONENT Emdad_23rdMarch2022_adder
30   GENERIC ( k : INTEGER := 8 );
31   PORT (
32     Emdad_23rdMarch2022_carryin : IN STD_LOGIC;
33     Emdad_23rdMarch2022_X, Emdad_23rdMarch2022_Y : IN STD_LOGIC_VECTOR(k-1 DOWNTO 0);
34     Emdad_23rdMarch2022_S : OUT STD_LOGIC_VECTOR(k-1 DOWNTO 0);
35     Emdad_23rdMarch2022_carryout : OUT STD_LOGIC
36   );
37 END COMPONENT;
38
39
40
41
42 BEGIN
43   PROCESS ( Emdad_23rdMarch2022_Reset, Emdad_23rdMarch2022_Clock )
44   BEGIN
45     IF Emdad_23rdMarch2022_Reset = '1' then
46       Emdad_23rdMarch2022_Areg <= (OTHERS => '0');
47       Emdad_23rdMarch2022_Breg <= (OTHERS => '0');
48       Emdad_23rdMarch2022_Xreg <= (OTHERS => '0');
49       Emdad_23rdMarch2022_Sel1r <= '0';
50       Emdad_23rdMarch2022_AddSubR <= '0';
51       Emdad_23rdMarch2022_Overflow <= '0';
52     ELSE
53       IF Emdad_23rdMarch2022_Clock = '1' THEN
54         Emdad_23rdMarch2022_Areg <= Emdad_23rdMarch2022_A;
55         Emdad_23rdMarch2022_Breg <= Emdad_23rdMarch2022_B;
56         Emdad_23rdMarch2022_Xreg <= Emdad_23rdMarch2022_M;
57         Emdad_23rdMarch2022_Sel1r <= Emdad_23rdMarch2022_Sel1;
58         Emdad_23rdMarch2022_AddSubR <= Emdad_23rdMarch2022_AddSub;
59         Emdad_23rdMarch2022_Overflow <= Emdad_23rdMarch2022_over_flow;
60       END IF;
61     END IF;
62   END PROCESS;
63
64   nbit_adder: Emdad_23rdMarch2022_adder
65   GENERIC MAP ( k => n )
66   PORT MAP ( Emdad_23rdMarch2022_AddSubR, Emdad_23rdMarch2022_G, Emdad_23rdMarch2022_H, Emdad_23rdMarch2022_M, Emdad_23rdMarch2022_carryout );
67
68   multiplexer: Emdad_23rdMarch2022_mux2to1
69   GENERIC MAP ( k => n )
70   PORT MAP ( Emdad_23rdMarch2022_Areg, Emdad_23rdMarch2022_Z, Emdad_23rdMarch2022_Sel1r, Emdad_23rdMarch2022_G );
71
72   Emdad_23rdMarch2022_AddSubR_n <= (OTHERS => Emdad_23rdMarch2022_AddSubR);
73
74   Emdad_23rdMarch2022_H <= Emdad_23rdMarch2022_Breg XOR Emdad_23rdMarch2022_AddSubR_n;
75   Emdad_23rdMarch2022_over_flow <= Emdad_23rdMarch2022_carryout XOR Emdad_23rdMarch2022_G(n-1) XOR Emdad_23rdMarch2022_H(n-1) XOR Emdad_23rdMarch2022_M(n-1);
76   Emdad_23rdMarch2022_Z <= Emdad_23rdMarch2022_Zreg ;
77
78 END Behavior;

```

Figure 38: VHDL code for add_sub

In figure 39, we can see that all the three files compiled successfully.




Figure 39: compilation report for add_sub

ii. 32-bit add/sub LPM module:

In figure 40, we can see the project directory for 32-bit add/sub LPM module.




Figure 40: project directory for 32-bit add/sub LPM module

In figure 41, we can see the project summary for 32-bit add/sub LPM module.




Figure 41: project summary for 32-bit add/sub LPM module

In figure 42, we are doing IP varitation for 32-bit add/sub LPM module.




Figure 42: IP variation for 32-bit add/sub LPM module

In figure 43, we are selecting 32 bits and creating add_sub.




Figure 43:32-bit add/sub LPM module config Part 1

In figure 44, we can change the addition/subtraction to signed.




Figure 44:32-bit add/sub LPM module config Part 2

In figure 45, we care creating an overflow output.




Figure 45:32-bit add/sub LPM module config Part 3

In figure 46, we can see the 32-bit add/sub LPM module config summary.





Figure 46:32-bit add/sub LPM module config summary

In figure 47, we can see the generated VHDL code from 32-bit add/sub LPM module.



The screenshot shows the Quartus Prime Lite Edition interface with the project "Emdad_23rdMarch_lpm_add_sub_32_bit" open. The VHDL code for the module is displayed in the main editor window. The code defines an entity "Emdad_23rdMarch_lpm_add_sub_32_bit" with a single port containing five inputs: add_sub, dataaa, datab, overflow, and result, and one output: Emdad_23rdMarch_overflow. It also defines an architecture "SYN" for the entity, which includes generic parameters for the LPM component (lpm_direction, lpm_hint, lpm_representation, lpm_type, lpm_width) and port mappings for the component. A compilation report for the project is shown in the bottom right corner, indicating successful compilation of all tasks. Below the code editor, there are two tables: "Tasks" and "Compilation", showing the status and time of various design steps.

```

36 LIBRARY ieee;
37 USE ieee.std_logic_1164.all;
38
39 LIBRARY lpm;
40 USE lpm.all;
41
42 ENTITY Emdad_23rdMarch_lpm_add_sub_32_bit IS
43 PORT (
44   Emdad_23rdMarch_add_sub : IN STD_LOGIC ;
45   Emdad_23rdMarch_dataaa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
46   Emdad_23rdMarch_datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
47   Emdad_23rdMarch_overflow : OUT STD_LOGIC ;
48   Emdad_23rdMarch_result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
49 );
50 END Emdad_23rdMarch_lpm_add_sub_32_bit;
51
52 ARCHITECTURE SYN OF emdad_23rdmarch_lpm_add_sub_32_bit IS
53
54 SIGNAL Emdad_23rdMarch_sub_wire0 : STD_LOGIC ;
55 SIGNAL Emdad_23rdMarch_sub_wire1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
56
57 COMPONENT lpm_add_sub
58 GENERIC (
59   lpm_direction : STRING;
60   lpm_hint : STRING;
61   lpm_representation : STRING;
62   lpm_type : STRING;
63   lpm_width : NATURAL
64 );
65
66 PORT (
67   add_sub : IN STD_LOGIC ;
68   dataaa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
69   datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
70   overflow : OUT STD_LOGIC ;
71   result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
72 );
73
74 END COMPONENT;
75
76 BEGIN
77   Emdad_23rdMarch_overflow <= Emdad_23rdMarch_sub_wire0;
78   Emdad_23rdMarch_result <= Emdad_23rdMarch_sub_wire1(31 DOWNTO 0);
79
80   LPM_ADD_SUB_component : LPM_ADD_SUB
81   GENERIC MAP (
82     lpm_direction => "UNUSED",
83     lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO",
84     lpm_representation => "SIGNED",
85     lpm_type => "LPM_ADD_SUB",
86     lpm_width => 32
87   )
88   PORT MAP (
89     add_sub => Emdad_23rdMarch_add_sub,
90     dataaa => Emdad_23rdMarch_dataaa,
91     datab => Emdad_23rdMarch_datab,
92     overflow => Emdad_23rdMarch_sub_wire0,
93     result => Emdad_23rdMarch_sub_wire1
94   );
95
96
97 END SYN;
98

```

Figure 47: 32-bit add/sub LPM module VHDL code

iii. Circuit Design using add/sub:

In figure 48, we can see file directory for circuit design.




Figure 48: file directory for circuit design.

In figure 49, we can see the project summary for circuit design.




Figure 49: project summary for circuit design.

In figure 50, we can see the MIIF data inserted.




Figure 50: data inserted in MIIF file

In figure 51, we can see the code data memory.

```

36 LIBRARY ieee;
37 USE ieee.std_logic_1164.all;
38
39 LIBRARY altera_mf;
40 USE altera_mf.altera_mf_components.all;
41
42 ENTITY Emdad_23rdMarch2022_datamemory IS
43 PORT
44 (
45   Emdad_23rdmarch2022_address : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
46   Emdad_23rdmarch2022_clock : IN STD_LOGIC := '1';
47   Emdad_23rdmarch2022_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
48   Emdad_23rdmarch2022_wren : IN STD_LOGIC ;
49   Emdad_23rdmarch2022_q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
50 );
51 END Emdad_23rdMarch2022_datamemory;
52
53
54 ARCHITECTURE SYN OF emdad_23rdmarch2022_datamemory IS
55
56 SIGNAL Emdad_23rdmarch2022_sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
57
58 BEGIN
59   Emdad_23rdmarch2022_q <= Emdad_23rdmarch2022_sub_wire0(31 DOWNTO 0);
60
61   altsyncram_component : altsyncram
62   GENERIC MAP (
63     clock_enable_input_a => "BYPASS",
64     clock_enable_output_a => "BYPASS",
65     init_file => "Emdad_23rdMarch_circuits_flags.mif",
66     intended_device_family => "Cyclone V",
67     lpm_hint => "ENABLE_RUNTIME_MOD=NO",
68     lpm_type => "altsyncram",
69     numwords_a => 16,
70     operation_mode => "SINGLE_PORT",
71     outdata_aclr_a => "NONE",
72     outdata_reg_a => "UNREGISTERED",
73     power_up_uninitialized => "FALSE",
74     ram_block_type => "M10K",
75     read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ",
76     widthad_a => 4,
77     width_a => 32,
78     width_bytlena_a => 1
79   );
80   PORT MAP (
81     address_a => Emdad_23rdmarch2022_address,
82     clock0 => Emdad_23rdmarch2022_clock,
83     data_a => Emdad_23rdmarch2022_data,
84     wren_a => Emdad_23rdmarch2022_wren,
85     q_a => Emdad_23rdmarch2022_sub_wire0
86   );
87
88
89
90
91 END SYN;

```

Figure 51: data memory VHDL code

In figure 52, we can see the VHDL code for LPM add/sub modules.

```

Quartus Prime Lite Edition - E:/CSC_342/Assignments/Midterm/Emdad_23rdMarch_circuits_flags/Emdad_23rdMarch2022_circuitdesign - Emdad_23rdMarch2022_circuitdesign
File Edit View Project Assignments Processing Tools Window Help
Project Navigator Files Emdad_23rdMarch2022_circuitdesign.vhd Compilation Report - Emdad_23rdMarch2022_circuitdesign Emdad_23rdmarch2022_LPM_add_sub.qip
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY lpm;
USE lpm.all;
ENTITY Emdad_23rdmarch2022_LPM_add_sub IS
PORT (
    Emdad_23rdmarch2022_add_sub : IN STD_LOGIC ;
    Emdad_23rdmarch2022_dataaa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    Emdad_23rdmarch2022_datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    Emdad_23rdmarch2022_overflow : OUT STD_LOGIC ;
    Emdad_23rdmarch2022_result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
);
END Emdad_23rdmarch2022_LPM_add_sub;

ARCHITECTURE SYN OF emdad_23rdmarch2022_lpm_add_sub IS
SIGNAL Emdad_23rdmarch2022_sub_wire0 : STD_LOGIC ;
SIGNAL Emdad_23rdmarch2022_sub_wire1 : STD_LOGIC_VECTOR (31 DOWNTO 0);

COMPONENT lpm_add_sub
GENERIC (
    lpm_direction : STRING;
    lpm_hint : STRING;
    lpm_representation : STRING;
    lpm_type : STRING;
    lpm_width : NATURAL
);
PORT (
    add_sub : IN STD_LOGIC ;
    dataaa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
    overflow : OUT STD_LOGIC ;
    result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
);
END COMPONENT;

BEGIN
    Emdad_23rdmarch2022_overflow <= Emdad_23rdmarch2022_sub_wire0;
    Emdad_23rdmarch2022_result <= Emdad_23rdmarch2022_sub_wire1(31 DOWNTO 0);
LPM_ADD_SUB_component : LPM_ADD_SUB
GENERIC MAP (
    lpm_direction => "UNUSED",
    lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO",
    lpm_representation => "SIGNED",
    lpm_type => "LPM_ADD_SUB",
    lpm_width => 32
)
PORT MAP (
    add_sub => Emdad_23rdmarch2022_add_sub,
    dataaa => Emdad_23rdmarch2022_dataaa,
    datab => Emdad_23rdmarch2022_datab,
    overflow => Emdad_23rdmarch2022_sub_wire0,
    result => Emdad_23rdmarch2022_sub_wire1
);
END SYN;
-- CNX file retrieval info

```

Figure 52: lpm add/sub VHDL code

In figure 53, we can see the VHDL code for circuit design.

```

Quartus Prime Lite Edition - E/CSC_342/Assignments/Midterm/Emdad_23rdMarch_circuits_flags/Emdad_23rdMarch2022_circuitdesign - Emdad_23rdMarch2022_circuitdesign
File Edit View Project Assignments Processing Tools Window Help
E:\CSC_342\Assignments\Midterm\Emdad_23rdMarch_circuits_flags\Emdad_23rdMarch2022_circuitdesign\Emdad_23rdMarch2022_circuitdesign.vhd
Project Navigator Files
Emdad_23rdmarch2022_LPM_add_sub.qip
Emdad_23rdmarch2022_LPM_add_sub.vhd
Emdad_23rdMarch2022_circuitdesign.vhd
Emdad_23rdmarch2022_datamemory.qip
Emdad_23rdmarch2022_datamemory.vhd
Emdad_23rdMarch_circuits_flags.mif
1 LIBRARY IEEE;
2 USE IEEE.std_logic_1164.all;
3
4 LIBRARY altera_mf;
5 USE altera_mf.altera_mf_components.all;
6
7 ENTITY Emdad_23rdmarch2022_circuitdesign IS
8 PORT
9 (
10   Emdad_23rdmarch2022_address_a, Emdad_23rdmarch2022_address_b: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
11   Emdad_23rdmarch2022_clock : IN STD_LOGIC := '1';
12   Emdad_23rdmarch2022_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
13   Emdad_23rdmarch2022_wren : IN STD_LOGIC ;
14   Emdad_23rdmarch2022_add_sub : IN STD_LOGIC ;
15   Emdad_23rdmarch2022_overflow : OUT STD_LOGIC;
16   Emdad_23rdmarch2022_zero : OUT STD_LOGIC;
17   Emdad_23rdmarch2022_negative : OUT STD_LOGIC;
18   Emdad_23rdmarch2022_q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
19 );
20 END Emdad_23rdmarch2022_circuitdesign;
21
22 ARCHITECTURE ARCH OF Emdad_23rdmarch2022_circuitdesign IS
23
24 SIGNAL Emdad_23rdmarch2022_output_a, Emdad_23rdmarch2022_output_b: STD_LOGIC_VECTOR (31 DOWNTO 0);
25 SIGNAL Emdad_23rdmarch2022_answer : STD_LOGIC_VECTOR (31 DOWNTO 0);
26
27 COMPONENT Emdad_23rdmarch2022_datamemory IS
28 PORT
29 (
30   Emdad_23rdmarch2022_address : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
31   Emdad_23rdmarch2022_clock : IN STD_LOGIC := '1';
32   Emdad_23rdmarch2022_data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
33   Emdad_23rdmarch2022_wren : IN STD_LOGIC ;
34   Emdad_23rdmarch2022_q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
35 );
36 END Component;
37
38 COMPONENT Emdad_23rdmarch2022_LPM_add_sub IS
39 PORT
40 (
41   Emdad_23rdmarch2022_add_sub : IN STD_LOGIC ;
42   Emdad_23rdmarch2022_dataaa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
43   Emdad_23rdmarch2022_datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
44   Emdad_23rdmarch2022_overflow : OUT STD_LOGIC ;
45   Emdad_23rdmarch2022_result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
46 );
47 END Component;
48
49 BEGIN
50
51   read_a: Emdad_23rdmarch2022_datamemory port map (Emdad_23rdmarch2022_address_a,
52   Emdad_23rdmarch2022_clock,
53   Emdad_23rdmarch2022_data,
54   Emdad_23rdmarch2022_wren,
55   Emdad_23rdmarch2022_output_a);
56   read_b: Emdad_23rdmarch2022_datamemory port map (Emdad_23rdmarch2022_address_b,
57   Emdad_23rdmarch2022_clock,
58   Emdad_23rdmarch2022_data,
59   Emdad_23rdmarch2022_wren,
60   Emdad_23rdmarch2022_output_b);
61
62   add_sub: Emdad_23rdmarch2022_LPM_add_sub port map(Emdad_23rdmarch2022_add_sub,
63   Emdad_23rdmarch2022_output_a,
64   Emdad_23rdmarch2022_output_b,
65   Emdad_23rdmarch2022_overflow,
66   Emdad_23rdmarch2022_q
67 );
68
69
70   Emdad_23rdmarch2022_negative <= Emdad_23rdmarch2022_answer(31);
71   Emdad_23rdmarch2022_zero <= '1' when(Emdad_23rdmarch2022_answer=x"00000000") else '0';
72
73 END ARCH;

```

Figure 53: VHDL code for circuit design

In figure 54, we can see it compiled successfully.




Figure 54: compilation report for circuit design

Simulation:

Assignment 1:

i. Data Memory:

In figure 55, we can see waveform created from the lpm RAM-1 port 32x16 modules.




Figure 55: Simulation for Data Memory

The data memory waveform is for single port RAM. For this part of the assignment, we were instructed to input 16 words and 32 bits word size. We used MIF files to see if the code can read the data from the MIF file and display in the simulation. In q, each block represents unique address value from the MIF file. I ran the code every 100ps and data value was set to 0. Every 200ps, I changed the values of address 0,1,2,3, 4 respectively. Overall, we can see the simulation shows 5 32-bits word which was read from the MIF file.

ii. Instruction Memory:

In figure 56, we can see the waveform generated from the lpm RAM-1 port 32x32 modules.




Figure 56: Simulation for Instruction Memory

The Instruction Memory waveform is for single port RAM. For this part of the assignment, we were instructed to input 32 words and 32 bits word size. We used MIF files to see if the code can read the data from the MIF file and display in the simulation. In q, each block represents unique address value from the MIF file. I ran the code every 100ps. We enabled the address by inputting 1 and it shows the data was overwritten.

iii. Dual Ported Memory Module:

In figure 57, we can see the waveform generated from the lpm RAM-2 port 32x32 modules.




Figure 57: Simulation of Dual Ported Register File

The Dual Ported waveform is for dual port RAM. For this part of the assignment, we were instructed to input 32 words and 32 bits word size. We used MIF files to see if the code can read the data from the MIF file and display in the simulation. In q, each block represents unique address value from the MIF file. I ran the code every 100ps. We could read from address and enable writing at the same time to another address.

Assignment 2:

i. 32-bit add/sub scratch:

In figure 58, we can see the waveform from the 32-bit add/sub scratch code.




Figure 58: Simulation of 32-bit add/sub scratch code

In above waveform, A and B are the address. I ran the code every 100ps. The clock changes when its 1 and rising.




Figure 59: Simulation of 32-bit add/sub scratch code(cases)

In the above picture, we can see how the value of Z went down to up again. When we set the value 1 to sel, our add/sub will act as an accumulator and triggered. When add/sub is 1 it does subtract and when its 0 it adds both addresses.

ii. 32-bit add/sub LPM module:

In figure 60, we can see the waveform generated from the 32-bit add/sub LPM module.




Figure 60: Simulation of 32-bit add/sub LPM module.

In the above simulation we can see that we have two inputs for data entry. I manually input the date in simulator. When add/sub trigger is 0, it subtracts the two inputs and if it at 1, it adds the values. We can see when I did add/sub to 1, it added the inputs and results 7. Overflow will only occur if the result gets out-of-range.

iii. Circuit Design using add/sub:

In figure 61, we can see waveform from the circuit design.




Figure 61: Simulation of circuit design

In this circuit design project, we used both RAM-1 PORT and LPM add/sub modules. We added them in our circuit file as a component. The lpm add/sub can not read data from MIF file so we had to use data memory to read data from the MIF file. We have two inputs, address_a and address_b. We keep them as for the whole timeline. We use them to do add/sub and give the output to answer. The clock has a falling/rising every 100ps. The zero flag means if the answer is 0. When the answer is negative, it raises the negative flag and overflow flag is when the answer is out-of-range.

Conclusion:

In this assignment I learned how to design and understand the specifications of VHDL array and LPM (library of parameterized modules) modules using Quartus and Modelsim. It was a good practice on Modelsim for circuit simulation. This lab is to learn how data is written and read from RAM and using MIF file. This helped me understand add/sub. I can also use LPM and direct VHDL code to help you understand the logics and how the VHDL language works. The operations and condition logics were helpful to learn easily. I relearned and reviewed the concept again and which will help me in the course further. Overall, I learned a lot through this lab about adders and VHDL.