Lecture 9 EE 421 / C\$ 425 Digital System Design

Fall 2025
Shahid Masud




Embedded Systems Lab (EESL)

Topics

- (Leftover) Example of Vending Machine
- State Minimization
- Row Matching Method
- Using Implication Charts
- QUIZ 2 in next lecture




Moore State Machine for Vending Machine





Mealy State Machine for Vending Machine





Some Comparison Moore vs Mealy

- Mealy machine requires fewer states to reach output in comparison with Moore machine
- Mealy machine is more susceptible to glitches
- Explicit output values are shown in Mealy machine associated with each transition
- Output changes after state is changed in Moore machine
- Output in Moore machine depends upon state only; inputs can steer the output towards a particular state that affects output
- Output depends upon present state and the present value at the input; thus, output can change immediately with the change in input, independent of synchronous clock.



One Hot Encoding – one FF for each state

Presen	t State			Inp	outs	Next	State			Output OPEN
Q3	Q2	Q1	Q0	<mark>R10</mark>	R5	D3	D2	D1	D0	Y
				1	1	Х				
				1	1	Х	Х	X	Х	
				1	1	Х				


D3 is directly the Output and Its State

The Design Becomes Simpler

Less Combinational Logic — At the Expense of Extra DFF
Digital System Design Lecture 9 Fall 2025




Algorithmic State Machine Description - ASMD





Embedded Systems Lab (EESL)



Trying FSM implementation with WinlogiLab





Advantages of Minimum States

- Reduces number of logic gates and flipflops required for the implementation of state machine
- With fewer states, there are more don't care conditions into the nextstate and output logic equations, making the implementation simpler.
- Simpler and less logic means shorter critical paths and higher achievable clock rate
- Fewer components also means shorter design time and lower manufacturing cost



State Minimization and Reduction

- State Reduction identifies and combines states that have equivalent behaviour
- Two states have equivalent behaviour iff:
 - for all input combinations, their outputs are the same, and
 - they change to the same or equivalent next state



State Reduction Algorithms

Begin with the symbolic state transition table.

We group together states that have the same state outputs (Moore Machine) or Transition outputs (Mealy Machine). These are potentially equivalent, since states cannot be equivalent if their outputs differ.

Next, examine the transitions to see if they go to the same next state for every input combination. If they do, the states are equivalent and can be combined into a renamed new state.

Then change all transitions into the newly combined states.

Repeat the process until no additional states can be combined.



Row Matching method for State Reduction

Use Case of a Four-Bit Sequence Detector

Specifications:

The machine has a single input X and a single output Z

The output is asserted after each 4-bit input sequence if the sequence contains binary Strings of "0110" or "1010"

The machine returns to "Reset" State after each 4-bit sequence


Assumptions:

Mealy Implementation

Example:

Input X= 0010 0110 1100 1010 0011 Cutput Z= 0000 0001 0000 0001 0000

Mealy State Machine for 4-Bit Sequence Detector





Initial State Transition Table

Input Sequence	Present State	Next	State	Out	put
		When X=0	When X=1	When X=0	When X=1
Reset	S0	S1	S2	0	0
0	S1	S3	S4	0	0
1	S2	S 5	S7	0	0
00	S3	S7	S8	0	0
01	S4	S9	S10	0	0
10	S 5	S11	S12	0	0
11	S6	S13	S14	0	0
000	S7	S0	S0	0	0
001	S8	S0	S0	0	0
010	S9	S0	S0	0	0
011	S10	S0	S0	1	0
100	S11	S0	S0	0	0
101	S12	SO	SO	1	0
110	S13	S0	S0	0	0
111	S14	S0	SO	O Dosign Locture O Fall	0

Examine table to find rows with Identical next state and output values

Eg. We can combine S10 and S12; Both have same next state and same output



Merge S10 and S12 into one state "S10A" and make new table

Iteration:

States S7, S8, S9 and S11, S13, S14 have same Next states and same outputs; Hence these can be combined

Input Sequence	Present State	Next State		Output	
·		When X=0	When X=1	When X=0	When X=1
Reset	S0	S1	S2	0	0
0	S1	S3	S4	0	0
1	S2	S 5	S7	0	0
00	S3	S7	S8	0	0
01	S4	S9	S10	0	0
10	S 5	S11	S12	0	0
11	S6	S13	S14	0	0
000	S7	S0	S0	0	0
001	S8	S0	S0	0	0
010	S9	S0	S0	0	0
011 or 101	S10A	S0	S0	1	0
100	S11	S0	S0	0	0
110	S13	S0	S0	0	0
111	S14	S0	S0	0	0



Merge S7, S8, S9, S11, S13, S14 into one new State called S7A

Input Sequence	Present State	Next State		Out	put
		When X=0	When X=1	When X=0	When X=1
Reset	S0	S1	S2	0	0
0	S1	S3	S4	0	0
1	S2	S 5	S7	0	0
00	S3	S7	S8	0	0
01	S4	S9	S10	0	0
10	S 5	S11	S12	0	0
11	S6	S13	S14	0	0
000, 001, 010, 100, 110, 111	S7A	SO SO	S0	0	0
011 or 101	S10A	S0	S0	1	0



Replace S7, S8, S9, S11, S13, S14 with S7A in the table; Also S12 with S10A

Iteration:

States 00 and 11 have same Next State and Output (S3A)

States 01 and 10 have same Next State and Output (S4A)

Hence these are equivalent States

Input Sequence	Present State	Next State		Out	put
		When X=0	When X=1	When X=0	When X=1
Reset	S0	S1	S2	0	0
0	S1	S3	S4	0	0
1	S2	S5	S7A	0	0
00	S3	S7A	S7A	0	0
01	S4	S7A	S10A	0	0
10	S 5	S7A	S10A	0	0
11	S6	S7A	S7A	0	0
000, 001, 010, 100, 110, 111	S7A	S0	S0	0	0
011 or 101	S10A	SO SO	SO SO	1	0




Combine States S3 and S6 to S3A; Combine States S4 and S5 to S4A

Input				Next State		Output	
Sequence	Pre	Present State		When X=0	When X=1	When X=0	When X=1
Reset		S0		S1	S2	0	0
0		S1		S3A	<mark>S4A</mark>	0	0
1		S2		<mark>S4A</mark>	S7A	0	0
00, 11		S3A		<mark>S7A</mark>	S7A	0	0
01, 10		<mark>S4A</mark>		<mark>S7A</mark>	S10A	0	0
000, 001, 010, 100, 110, 111		S7A		SO	SO	0	0
011 or 101		S10A		S0	S0	1	0

Final Reduced States are only 7: S0, S1, S2, S3A, S4A, S7A, S10A



Final Reduced State Diagram





State Reduction using Implication Charts

- Graphical Technique for State Reduction
- Definition:
- Redundant State:
 - One state is equivalent to another (and hence redundant) if the state functions are in-distinguishable
- When all states that have (i) different next states and (ii) different outputs, have been identified, the remaining states are considered to be redundant



State Equivalence Theorem


• Two states SA and SB are equivalent iff for every possible input X sequence, the outputs are same and the next states are equivalent

- Properties of Equivalent States:
- Symmetry: If SA=SB, then SB=SA
- Reflexivity: SA = SA for any state
- Transitivity: If SA=SB, and SB=SC, then SA=SC



Construction of Implication Charts

The Chart is constructed by listing all of the states except the last, along horizontal axis, and Listing all of the states except the first, along the vertical axix Intersection of the horizontal and vertical spaces indicates a possible state equivalene





Example of State Reduction using Implication Charts

Given the State Table as follows:

Present	Next	State	Output	
State	When X=0	When X=1	When X=0	When X=1
S0	S4	S3	0	1
S1	S 5	S3	0	0
S2	S4	S1	0	1
S3	S5	S1	0	0
S4	S2	S5	0	1
S 5	S1	S2	0	0

Total 6 states, S0 to S5



Filling the Implication Chart

- Place X in squares where outputs are different, as such states cannot be equivalent
- For other squares, we look at State Equivalence Pairs, i.e.:
 - $S0 \equiv S2$, iff $S1 \equiv S3$

Thus we write S1,S3 in the square at intersection of S0, S2

$$S0 \equiv S4$$
, iff $S2 \equiv S3$, and $S3 \equiv S5$

$$S1 \equiv S5$$
, iff $S2 \equiv S3$

$$S2 \equiv S4$$
, iff $S1 \equiv S5$

$$S3 \equiv S5$$
, iff $S1 \equiv S5$, and $S1 \equiv S2$



Filled Implication Chart with conditions of equivalent states

S1	X				Present	
					State	٧
			1		S0	
S2	S1,S3	Х			S1	
JZ	31,33				S2	
					S3	
				-	S4	
CO	V	C1 C2	V		S5	
S3	X	S1,S3	X			
					I	
S4	S2,S4	X	S2,S4	X		
	S3,S5		S1,S5			
S5	X	S1,S5	X	S1,S5	Х	
		-				
		S2,S3		S1,S2		
	S0	S1	S2	S3	S4	



One by one, examine all table entries and refer to the state transition table

Output

When X=1

When X=0

Next State

When X=1

S3

S1

S1

S5 S2

When X=0

S5


S4

S5

S2

S1

X is inserted where outputs of states is different Check conditions of equivalence in respective squares



To check for: {S1,S3}, {S1,S5}, {S2,S3}, {S1,S2}



To check for: {S1,S3}, {S1,S5}, {S2,S3}, {S1,S2}

Present	Next	State	Output	
State	When X=0	When X=1	When X=0	When X=1
S0	S4	S3	0	1
S1	S5	S3	0	0
S2	S4	S1	0	1
S3	S5	S1	0	0
S4	S2	S 5	0	1
S5	S1	S2	0	0

In {S1,S3}:

Outputs are same for S1, and S3 In Next States, When X=1, S1 goes to S3 and S3 goes to S1 Hence S1 and S3 are equivalent

In {S1,S2}, output is different when X=1, hence these cannot Be equivalent, so this square will get 'X'

In {S2,S3}, output is different when X=1, hence these cannot be equivalent, so this square will be 'X'.


This means that S1 cannot be equivalent to S5 as it is dependent on S2 and S3 as Next State

Similarly, check all conditions in all squares

Updated Implication Chart

Present	Next	State	Output	
State	When X=0	When X=1	When X=0	When X=1
S0	S4	S3	0	1
S1	S 5	S3	0	0
S2	S4	S1	0	1
S3	S 5	S1	0	0
S4	S2	S 5	0	1
S 5	S1	S2	0	0

This condition is established So SO and S2 are Equivalent States




S1 and S3 depend on themselves Hence S1 and S3 are Equivalent states

> Result: $S0 \equiv S2$ And $S1 \equiv S3$



Updated further - Implication Chart





Updated State Table

Original table with six states

Present	Next	State	Output	
State	When X=0	When X=1	When X=0	When X=1
S0	S4	S3	0	1
S1	S5	S3	0	0
S2	S4	S1	0	1
S3	S5	S1	0	0
S4	S2	S 5	0	1
S 5	S1	S2	0	0

Result: S0 ≡ S2 And S1 ≡ S3



Present State	Next	State	Out	put
	When When X=0 X=1		When X=0	When X=1
S0	S4	<mark>S1</mark>	0	1
S1	S 5	<mark>S1</mark>	0	0
\$2	\$4	S1	0	1
\$3	S5	S1	0	0
S4	<mark>S0</mark>	S 5	0	1
S5	S1	SO SO	0	0



Practice Example: 4-Bit Sequence Detector

Input	Present State	Next	State	Output		
Sequence		When X=0	When X=1	When X=0	When X=1	
Reset	S0	S1	S2	0	0	
0	S1	S3A	S4A	0	0	
1	S2	S4A	S7A	0	0	
00, 11	S3A	S7A	S7A	0	0	
01, 10	S4A	S7A	S10A	0	0	
000, 001, 010, 100, 110, 111	S7A	S0	S0	0	0	
011 or 101	S10A	S0	SO SO	1	0	




See if states can be reduced further:

Input Sequence	Present State	Next State		Output		
		When X=0	When X=1	When X=0	When X=1	
Reset	S0	S1	S2	0	0	
0	S1	S3A	S4A	0	0	
1	S2	S4A	S7A	0	0	
00, 11	S3A	S7A	S7A	0	0	
01, 10	S4A	S7A	S10A	0	0	
000, 001, 010, 100, 110, 111	S7A	S0	S0	0	0	
011 or 101	S10A	S0	S0	1	0	

S1						
S2						
S3A						
S4A						
S7A						
S10A						
ign Lecture 9 F	S0	S1	S2	S3A	S4A	S7A



Filled Implication Chart






Metastability, and Asynchronous Data Management



Objective – to reduce possible Metastability in capturing Asynchronous Input






Synchronizer Failure: When flipflop hangs in a Metastable State for a long time (indefinitely)


Normally, the flipflop output would settle to a stable 0 or 1 state after some time



Output Behaviour with Metastability



DFF is connected to produce metastability
As setup time is violated



Eventually a stable state is reached

Problem occurs when flipflop is not stable within One clock period




Synchronizers

- Asynchronous inputs are problematic as their transitions are not predictable
- High speed digital circuits rely on synchronizers to create a time buffer for recovering from a metastable event; thus reducing the possibility that metastability will cause circuit to malfunction
- An asynchronous signal should be synchronized by one synchronizer only. If not, then multiple synchronized signals could be present in the system and one of these could be driven into metastable state



Asynchronous Inputs to a Synchronous Digital System






Synchronizer 1

Condition: The width of asynchronous input pulse is greater than period of the clock


Synchronizer is a multistage shift register



Reset Input 'R' is used as control to bring Synch_Out back to '0', as required




Timing Diagram – Synchronizer 1






Synchronizer 2

Condition: Width of the asynchronous input pulse is less than the period of the clock



Timing Diagram – Synchronizer 2






Self-Timed and Speed Independent Circuits

- Having a completed Synchronous system is at times too challenging for a complex and fast digital system
- The limiting problem becomes how to distribute a single global clock without introducing intolerable clock skew
- The alternate is to partition the digital system into locally clocked pieces that communicate with each other using delay-insensitive signaling techniques (i.e. local clock for local communication)
- Each block proceeds at its own speed without the need for a global clock, synchronizing local communication whenever needed
- Usually a Request-Response Signalling method is employed



Data Reading across two Clock Domains



frequency of Clk1 is less than Clk2
Otherwise, the Synchronizer-2 is versatile and can be used here

