Lecture 22 EE 421 / C\$ 425 Digital System Design

Fall 2024

Shahid Masud



Topics

- Special Features in FPGA
- Sequential Implementation on CLB
- Memory
- Multipliers
- DSP Slices
- FIR and Symmetric Filters
- Faults and Testing
- Examples of Path Sensitization Method
- EXOR Method for Fault Generation
- What is Design for Testability?
- BIST and SCAN technique



Specialized Modules in FPGAs

- Dedicated Memory
 - Single Port and Dual Port Embedded Memory Blocks Block RAM
- Dedicated Arithmetic Units
 - Adders, Multipliers, Multipliers Accumulators, Fast Carry Logic
- Digital Signal Processing Blocks DSP Slice
 - FFT Butterfly Modules, FIR / IIR Filters,
 - IP Core Libraries for Encryption, Video Compression, Cloud Applications, etc.
- Embedded Processors
 - PowerPC, Microblaze, NIOS, ARM, MIPS, etc.
- Content Addressable Memory (CAM)
 - used in Branch Prediction, Caches inside CPU
- More and more features keep appearing in new FPGA devices
 - High Speed Interfaces, Security Features, RISC-V Support, etc.




DSP Features in modern FPGA Example FIR Filter Implementation



FIR Filter Design

4/15/2020

FIR system is easily implemented directly from convolution summation






Copyright © 2019, Dan Boschen

Implementation of DSP Filters

(Von Neumann Architecture)

Implementation of FIR filters in Digital Signal Processing




FIF filter mapping on Software Programmable Device

FIF filter mapping on a configurable Hardware Device




Basic Xilinx DSP48 Slice Architecture





DSP Slice Features





MAC Engine for FIR Filter in FPGA





Figure 4 – MAC engine FIR filter in an FPGA



Intel Stratix DSP Slice with Floating Point





Further Reading

• https://www.xilinx.com/video/fpga/7-series-dsp-resources.html



Topics: Faults and Testing, Examples of path sensitization method for fault tests, EX-OR method truth table, EX-OR method Boolean expression, testing of sequential elements using Scan cells



Faults and Testing




Types of Circuit Failure

- The domain of hardware related failure
- Permanent Failure: Incorrect behaviour at all times
- Intermittent Failure: Occurs randomly for finite time duration
- Transient Failure: Occurs in presence of certain environmental conditions such as high temperature, radiation, etc.
- Reasons for Failure: Wafer defects, impurities in clean room, mask mis-alignment, process imperfections, vibrations in equipment



Faults and Failure in Logic Circuit Chip



Number of internal inputs and outputs is much more than the number of physical I/O pins available



Production testing

- Detection of permanent errors caused by manufacturing defects. Involves two major steps:
 - Test Generation, and
 - Fault Simulation
- Failure modes are called 'Faults'
- Set of vectors generated to detect 'Faults' is called 'Fault-Simulation'
- 'Fault-Models' consider the logic effects that result from the physical faults in a circuit
- When a circuit fails to behave correctly, implies that the logic realized is different from logic that was specified for design



Chip Level Faults

Chip Level Fault Type	Degradation Fault	Open Circuit	Short Circuit
Leakage or Short between package leads	Yes		Yes
Broken or missing wire bonding		Yes	
Surface contamination or moisture	Yes		
Metal migration, stress peeling		Yes	Yes
Metallization		Yes	Yes



Gate Level Faults

Gate Level Fault Type	Degradation Fault	Open Circuit	Short Circuit
Contact Open		Yes	
Gate to Source short circuit	Yes		Yes
Field Oxide Parasitic Device	Yes		Yes
Gate Oxide Flaw, Spiking	Yes		Yes
Mask Misalignment	Yes		Yes



Fault Types

- Stuck Faults: A signal line is shorted to supply or ground permanently
- Bridging Faults: Short circuits in the interconnects between transistors in a logic cell are called bridging faults
- Bridging faults are detected by measuring the quiescent current through the CMOS logic circuit. It takes more time to detect Bridging faults whereas Stuck-At faults are easier to locate.
- Problem: The fault sites are typically located in the middle of the logic circuit and their inputs or outputs are not directly accessible from i/o pins.
- There are maximum 100s of i/o pins vs the number of gates and their interconnects is in millions




Un-Testable Faults

- Redundant Logic
- Un-Controllable Nets
- Un-Observable Nets that cannot be sensitized through I/O pins




Typical Test Setup





Automated Test Setup





Exhaustive Testing



Requires 2^N test vectors to exhaustively test all input combinations

Exhaustive Testing compares correct and faulty outputs for each input combination

This is a very slow approach



Single Stuck-At Fault Models

<u>Stuck-At Fault Model:</u> Assumes that there is just one stuck-at fault in circuit under test. Hope that single fault removal will remove multiple faults as well.

Stuck at 0 / Stuck at 1 (SAO/SA1) faults: Only two types of logical faults assumed in the model at gate level.

Observability: The degree to which one can observe a node at the output pins of an IC package.

Given that only a limited number of nodes could be directly observed, alternative methods such as JTAG are used to observe all outputs with some delays.

<u>Controllability:</u> Measure of the ease of setting the node to '1' or '0' state. Easiest would be directly settable by an input pin on IC package



Fault Coverage

- % Fault Coverage = $\frac{No.of\ nodes\ when\ set\ to\ 1\ or\ 0\ result\ in\ detection\ of\ fault}{total\ number\ of\ nodes\ in\ the\ circuit}$
- KN Cycles are needed; K = no. of nodes in the circuit
- N/2 cycles are needed to detect each fault
- N = length of test sequence
- In turn, every node is tested for SAO and SA1 sequentially i.e. Sequential Fault Grading




Fault Representation

- $f(x_n) = f(x_1, x_2, x_3, \dots, x_n)$ represents a fault-free circuit
- f^{p/d} (x_n) represents the same circuit with fault p/d;
- Where p is a wire label, d is '0' or '1' representing SAO or SA1 respectively
- n is the no. of input variables




Different Faults and Input vectors




How to observe different faults at outputs of gates?

Example of fault representation




Stuck at 0 (SA0) fault at node 3:

$$f^{3/0}(x_3) = x_1 \cdot x_2$$



Stuck at 1 (SA1) fault at node 2:

$$f^{2/1}(x_2) = x_1 + x_3$$



Path Sensitization

- Purpose is to sensitize the path so that inputs can help observe effects of SAO or SA1 faults at the outputs
- In multi-level circuits, one set of test vector can act as test for faults in several paths




Three Steps in Path Sensitization Method

- Fault Excitation: Which vector to be induced to detect the suspected SAO or SA1 fault at the suspicious path
- Fault Propagation: Identify path/s through which fault can be propagated to the observable output
- Back tracking: Move back from output towards all inputs and assign appropriate test values




Path Sensitization – how to



To sensitize a path through an input of AND gate or NAND gate, all other inputs must be set to '1' To sensitize a path through an input of OR gate or NOR gate, all other inputs must be set to '0'




Path Sensitization – Example 1



Purpose: To detect SA0 fault at wire 3 connected to input of OR gate Input x_3 is selected opposite to Stuck-At fault (eg. SA0), written as $x_3=1(0)$ This is fault generation or excitation



Test Vectors for Example 1



Sensitized path = $3 \rightarrow 6 \rightarrow 7$


Back tracing reveals inputs to all gates to ensure fault propagation Required test vector to detect SAO at wire 3 is "1110"



Path Sensitization – Example 2

To detect SA1 fault at wire 2

Two possible paths can be excited






continued

Detect SA1 at path 2

Fault propagation by supplying input $x_2=0(1)$




Case 1:

Back tracking reveals: First Selected path = $2 \rightarrow 7 \rightarrow 9 \rightarrow 10$

But path 8=1 due to path 2 input x₂
This is not correct to have '1' at
Path 9. Hence '0' cannot be justified
at line 8 and line 2 simultaneously

This situation is 'Inconsistent' hence Some other path is thus required

Continued – final test vectors




Selected path = $2 \rightarrow 6 \rightarrow 8 \rightarrow 9 \rightarrow 10$

Test Vector = "0011"

This test vector can also reveal other faults in wires 6, 8 and 9

In NAND and NOR, reverse fault is propagated

Untestable Fault



Look at SA1 fault on path 8

This fault cannot be distinguished (sensitized) by changing inputs x1 to x3

Mathematically:

An untestable fault exists when $f^{8/1} \oplus f^8 = 0$

This condition means it is not possible to test this path

