# Lecture 11 EE 421 / C\$ 425 Digital System Design


Fall 2024

**Shahid Masud** 



# Topics

- Communication Signaling across modules at different clock speeds (Revision – How clock is good and can be bad?) Quick Review
- ------
- Computer Arithmetic Circuits
- Basic Element Full Adder
- Ripple Carry Adder Timing Issues
- Bit Serial Adder Concept of Throughput and Latency
- Carry Look Ahead Adder
- Carry Select Adder






# Self-Timed and Speed Independent Circuits

- Having a completed Synchronous system is at times too challenging for a complex and fast digital system
- The limiting problem becomes how to distribute a single global clock without introducing intolerable clock skew
- The alternate is to partition the digital system into locally clocked pieces that communicate with each other using delay-insensitive signaling techniques (i.e. local clock for local communication)
- Each block proceeds at its own speed without the need for a global clock, synchronizing local communication whenever needed
- Usually a Request-Response Signaling method is employed




# Data Transfer in Complex Modular Design






# Request / Acknowledge Signaling


Independently clocked Subsystems








# Synchronous Req / Ack Signaling






# Synchronous Req with Wait Signaling



Slave can delay the Master by asserting Wait signal as it prepares the data and needs more clock cycles When the slave un-asserts Wait signal, it acknowledges that data is now available for the Master to read All interface signals are synchronized with Clock edge


# Four Cycle Asynchronous Signaling

RTZ – Return to Zero Signaling with No Clock






# Two Cycle Asynchronous Signaling





## **Self-Timed Circuits**

- A self-timed circuit can determine on its own when a request has been serviced by mimicking the worst-case propagation delay path by using special logic to delay the request signal.
- This guarantees sufficient time to compute the correct output.





# **Computer Arithmetic**

Study Data path and Control path of a binary hardware arithmetic unit



# **Computer Arithmetic Circuits**

- Generally, the digital system design falls into one of the following categories:
  - Data handling acquisition, storage, retrieval, compression, search, etc.
  - Data processing filtering, de-noising, object detection, pattern recognition
- Computer Arithmetic is an important functional block of both aspects, especially plays an important part in Data Processing
- Efficient arithmetic circuits can improve the speed area energy performance nexus in a complex digital system



# **Basic Functional Block - Full Adder**


X <sub>i</sub>	Y <sub>i</sub>	C <sub>i</sub>	C <sub>i+1</sub>	S <sub>i</sub> –	Sum S <sub>i</sub> =X <sub>i</sub> $\oplus$ Y <sub>i</sub> $\oplus$ C <sub>i</sub>
0	0	0	0	0	
0	0	1	0	1	
0	1	0	0	1	$C_{i+1} = X_i \cdot Y_i + C_i (X_i \oplus Y_i)$
0	1	1	1	0	$X_{i}$ $Y_{i}$
1	0	0	0	1	
1	0	1	1	0	
1	1	0	1	0	C <sub>i+1</sub> Full C <sub>i</sub>
1	1	1	1	1	Adder
					S <sub>i</sub>
					▼ J <sub>i</sub>




# **Full Adder Circuit**

Sum  $S_i = X_i \oplus Y_i \oplus C_i$ 

$$C_{i+1} = X_i \cdot Y_i + C_i (X_i \oplus Y_i)$$








# Multiple Bits - Ripple Carry Adder


Input Numbers {X<sub>3</sub> X<sub>2</sub> X<sub>1</sub> X<sub>0</sub>} and {Y<sub>3</sub> Y<sub>2</sub> Y<sub>1</sub> Y<sub>0</sub>}, Carry Input at Cin






# Timing Issues in Ripple Carry Adders

- Delay between Yi and Ci+11 EXOR + 1 AND + 1 OR (= Critical Path)
- **❖** Suppose delays through gates are: EXOR = 20ns, AND = 10ns, OR = 10ns
- Then Delay between Yi and Ci+1 = 20ns + 10ns + 10ns = 40ns
- ❖ Worst case delay through N adders= N × 40ns
- ❖ For 32-bit data;
   Delay through 32-bit RCA =
   32 x 40ns = 1280ns = 1.28us
- Corresponds to Maximum Data Throughput
   = 1/(1.28μs) = 0.78 MHz (too slow in today's terms
   Design Lecture 11 Fall 2024




# Delay of Ripple Carry Full Adder






# Compare with Critical Path of Full Adder

REVIEW





# Multi-bit Adder - Using 1-Bit Serial Adder



All inputs and outputs are one-bit


What is the **Critical Path**?

And Maximum Delay?

And Maximum Throughput?



# 8-Bit, Bit-Serial Full Adder





# Timing Considerations in Bit-Serial Design

- It is an extreme example of a pipelined design
- What is Critical Path?
- What is Latency?
- What is Data Throughput?
- What is maximum clock speed achievable?



# Definitions related to timing performance

- Latency: Amount of time before the appearance of first correct output
- Throughput: Amount of processed data available at the output port, per unit time
- Critical Path: The combinational logic path with maximum number of circuit elements that the input travels before reaching the output
- Maximum Achievable Clock Speed: Limited by Critical Path



# Carry Lookahead Adder



# Carry Lookahead Adder – A type of fast adder

- In Ripple Carry Adder, the Carry Input Cin propagates through all Adder circuits before reaching the final Carry Out, Cout. Thus, there is a Long carry chain that makes the Critical Path worse.
- In Carry Lookahead Adder (CLA), the Carry Circuit is separated from the Sum circuit and both work independently. This reduces the number of gates in Critical Path and the Adder can work faster.



# Basic Functional Block - Full Adder

### Truth Table of 1-Bit Full Adder

A <sub>i</sub>	B <sub>i</sub>	C <sub>i</sub>	C <sub>i+1</sub>	S <sub>i</sub>
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

**Boolean Expressions for Sum and Carry Out** 

Sum 
$$S_i = A_i \oplus B_i \oplus C_i$$

$$C_{i+1} = A_i \cdot B_i + C_i (A_i \oplus B_i)$$

# **Boolean Algebra formulation of Sum and Cout in Carry Lookahead Adder**

## Define bits as follows:

 $A_i$  and  $B_i$  are data bits at  $i^{th}$  cell of the adder  $C_i$  is the carry in into the  $i^{th}$  cell  $S_i$  is Sum output bit of the  $i^{th}$  cell  $C_{i+1}$  is the Carry Out of the  $i^{th}$  cell

## Define two signals generate G<sub>i</sub> and propagate P<sub>i</sub>:

$$G_i = A_i . B_i$$
 $P_i = A_i \oplus B_i$ 
 $S_i = (A_i \oplus B_i) \oplus C_i$ 

## Also


$$S_i = P_i \oplus C_i$$

Carry Out = C<sub>i+1</sub>

 $C_{i+1} = ((A_i \oplus B_i) \oplus C_i) + (A_i \oplus B_i)$ 

Also

$$C_{i+1} = (P_i . C_i) + G_i$$





# Carry Look Ahead Boolean Equations - S0, S1

$$S_0 = P_0 \oplus C_0$$

$$C_1 = (P_0 \cdot C_0) + G_0$$

$$S_1 = (P_1 \oplus C_1)$$
  
=  $P_1 \oplus ((P_0 \cdot C_0) + G_0)$   
 $C_2 = (P_1 \cdot C_1) + G_1$   
 $C_2 = (P_1 \cdot P_0 \cdot C_0) + (P_1 \cdot G_0) + G_1$   
where  $C_1 = (P_0 \cdot C_0) + G_0$ 



# Carry Lookahead Boolean – S2, C3

$$S_2 = P_2 \oplus C_2$$

$$S_2 = P_2 \oplus [P_1 \cdot P_0 \cdot C_0 + P_1 \cdot G_0 + G_1]$$

$$C_3 = P_2 \cdot C_2 + G_2$$
  
=  $P_2 \cdot [P_1 \cdot P_0 \cdot C_0 + P_1 \cdot G_0 + G_1] + G_2$   
 $C_3 = P_2 \cdot P_1 \cdot P_0 \cdot C_0 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot G_1 + G_2$ 



# Carry Lookahead Boolean - S3 and C4

$$S_{3} = P_{3} \oplus C_{3}$$

$$S_{3} = P_{3} \oplus [P_{2} \cdot P_{1} \cdot P_{0} \cdot C_{0} + P_{2} \cdot P_{1} \cdot G_{0} + P_{2} \cdot G_{1} + G_{2}]$$

$$C_{4} = (P_{3} \cdot C_{3}) + G_{3}$$

$$C_{4} = P_{3} \cdot [P_{2} \cdot P_{1} \cdot P_{0} \cdot C_{0} + P_{2} \cdot P_{1} \cdot G_{0} + P_{2} \cdot G_{1} + G_{2}] + G_{3}$$

## Recap:


Define two signals generate G<sub>i</sub> and propagate P<sub>i</sub>:

$$G_i = A_i . B_i$$
  
 $P_i = A_i \bigoplus B_i$   
 $S_i = (A_i \bigoplus B_i) \bigoplus C_i$   
Also  
 $S_i = P_i \bigoplus C_i$   
Carry Out =  $C_{i+1}$   
 $C_{i+1} = ((A_i \bigoplus B_i) \bigoplus C_i) + (A_i . B_i)$   
Also  
 $C_{i+1} = (P_i . C_i) + G_i$ 

Since 
$$C_{i+1} = G_i + P_i \cdot C_i$$
, therefore:  
 $C_1 = G_0 + P_0 \cdot C_0$   
 $C_2 = G_1 + P_1 \cdot C_1$   
 $C_3 = G_2 + P_2 \cdot C_2$   
 $C_4 = G_3 + P_3 \cdot C_3$ 


The Carry Out at any stage can be generated from Pi, Gi and CO; Without waiting for carry to ripple through all the previous stages

# **Block Diagram of 4-Bit CLA**





Emhaddad Systams I ah (FFSI)



# Delay of 4-Bit CLA Adder


4-Bit CLA Adder
Showing Critical Path

**Estimate Maximum Clock Speed?** 

Diagram from Ciletti course text book


# Compare with Critical Path of Full Adder

REVIEW






# Compare with Critical Path of Full Adder




# 2 Level CLA Generation 2 Levels of look ahead

no rippling of carry





# 16-Bit CLA – Gates with many inputs needed?





# Carry Select Adder



# Carry Select Adder - Principle

## Carry-Select Adder






Ref: https://en.wikipedia.org/wiki/Carry-select adder




# Carry Select Adder - Uniform Size Adders






# Carry Select Adder - Variable Size Adders





# **Carry Select Adder Critical Path**

## Carry Select Adder: Critical Path



$$t_{add} = t_{setup} + Mt_{carry} + (N/M)t_{mux} + t_{sum}$$



# **Carry Select Adder**

## **Carry Select Adder**

For a group Sum & Carry is already calculated

Simply select based on carry

