Lecture 16 EE 421 / C\$ 425 Digital System Design

Fall 2024

Shahid Masud



Topics

- Examples: Booth / Radix 4 Multiplication
- Binary Divider Operation
- Binary Divider Circuit
- STG of Divider
- Floating Point Representation (if time permits)
- Floating Point Multiplier design and operation




Bit-Pair Encoding Modified Booth Encoding Radix-4 Encoding

m _{i+1}	m _i	m _{i-1}	Code	BRC _{i+1}	BRC _i	Value	Status	Multiply Actions
0	0	0	0	0	0	0	String of 0s	Shift by 2
0	0	1	1	0	1	+1	End of string of 1s	Add, Shift by 2
0	1	0	2	0	1	+1	Single 1	Add, Shift by 2
0	1	1	3	1	0	+2	End of string of 1s	Shift by 1, Add, Shift by 1
1	0	0	4	1	0	-2	Begin of string of 1s	Shift by 1, Subtract, Shift by 1
1	0	1	5	0	<u>l</u>	-1	Single 0	Subtract, Shift by 2
1	1	0	6	0	<u>l</u>	-1	Begin of string of 1s	Subtract, Shift by 2
1	1	1	7	0	0	0	Midstring of 1s	Shift by 2



Bit-Pair / Radix-4 Recoding of -65₁₀



▼ Imaginary '0' if LSB=1

2's Complement notation

m _{i+1}	m _i	m _{i-1}	BRC _{i+1}	BRC _i	Value		
0	0	0	0	0	0		
0	0	1	0	1	+1		
0	1	0	0	1	+1		
0	1	1	1	0	+2		
1	0	0	<u>l</u>	0	-2		
1	0	1	0	<u>l</u>	-1		
1	1	0	0	<u>l</u>	-1		
1	1	1	0	0	0		

Bit-Pair Recoded notation

0

0

Question of Bit-Pair/Radix-4 Encoding

Express -75₁₀ in Radix-4 Encoded format using 8 bits to express the given number

m _{i+1}	m _i	m _{i-1}	BRC _{i+1}	BRC _i	Value
0	0	0	0	0	0
0	0	1	0	1	+1
0	1	0	0	1	+1
0	1	1	1	0	+2
1	0	0	<u>l</u>	0	-2
1	0	1	0	1	-1
1	1	0	0	<u>l</u>	-1
1	1	1	0	0	0

 $+75_{10} = (64+8+2+1) = (0100\ 1011)_2$

Thus 2's Complement

$$= (1011\ 0101)_2 = -75$$



2; coded 01

2; coded 01

6; coded 0 -1

5; coded 0 -1

Radix 4 Encoded =
$$0 \underline{1} 0 \underline{1} 0 1 0 1$$



Radix 4 Coding for Multiplication

m _{i+1}	m _i	m _{i-1}	Code	Multiply Actions					
0	0	0	0	Shift Left by 2					
0	0	1	1	Add Multiplicand, Shift Left by 2					
0	1	0	2	Add Multiplicand, Shift Left by 2					
0	1	1	3	Shift by 1, Add Multiplicand, Shift by 1					
1	0	0	4	Shift by 1, Subtract Multiplicand, Shift by 1					
1	0	1	5	Subtract Multiplicand, Shift Left by 2					
1	1	0	6	Subtract Multiplicand, Shift Left by 2					
1	1	1	7	Shift Left by 2					



STG for a 4 Bit Radix 4 Encoded **Reset/Ready/ Sequential 8-bit Multiplier


Start/Load_word, Ready Start /Load_word, Ready 3,4/Sh_1 **S1** $15h_{-}^{1}$ **S17** 2,1/Add **Multiply Actions** Code m_{i+1} m_{i-1} **S16 S3** Shift Left by 2 7 Add, Shift Left by 2 0,7/Sh_ 1 /Add,Sub Add, Shift Left by 2 2 -01/Add **S14** 0,7/Sh_2 **S2** Shift by 1, Add, Shift by 1 -10/Sub 5,615Nb Shift by 1, Subtract, Shift by 1 0 0 4 **S15** 0 1 5 Subtract, Shift Left by 2 Subtract, Shift Left by 2 **S4** 0,7/Sh_2 43/5h7 Shift Left by 2 0,7/Sh_2 $15h_{-}^{1}$ 5,6/5010 **S5** 5,6|Sub **S13 S9** Sh 2,1/Add Sh 4.3151 7 15h_1 **S10** 1Sh **S6** -01/Add -01/Add **S12 S11 S7 S8** -10/Sub -10/Sub **LUMS**

stem Design Lecture 16 Fall 202

Reset

idle

Data Path Architecture of a Radix 4 Sequential Multiplier





Radix 4 Multiplication - Example 1

Imagine Zero bit if LSB = 1

Show Radix 4 Encoded multiplication of 8 x 9, using 8 bits for both numbers

8 = 0000 1000

9 = 0000 1001

Convert 9 = 0000 1001 to Radix 4 Encoded bits

 $9 = 0 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ [0]$ RECODED $010 \Rightarrow 01$ $100 \Rightarrow -1 \ 0$ $001 \Rightarrow 01$ $000 \Rightarrow 00$

8 = Multiplicand

X 9 = Recoded Multiplier

									0	0	0	0	1	0	0	0
									0	0	0	1	-1	0	0	1
0													1			
1	1	1	1	1	1	1	1	1	1	1				Х	Х	Х
									1				Х	Х	Х	Х
												Х	Х	Х	Х	Х
0										1			1			0

0 1 = Add Multiplicand, Shl2

-10 = Shl 1, Sub, Shl 1

0.1 = Add, Shl2

0.0 = Only Shl2, No op

Answer = $(0100\ 1000) = +(64 + 8) = +72_{10}$



Radix 4 Multiplication – Example 2

Imagine Zero

Show Radix 4 Encoded multiplication of 68 x -19, using 8 bits for both numbers

-19 = 1 1 1 0 1 1 0 1 [0]

68 = 0100 0100 And 2's Compl is -68= 1011 1100 19 = 0001 0011 And 2's Compl is -19= 1110 1101


Convert -19 = 1110 1101 to Radix 4 Encoded bits

 $110 \rightarrow 0-1$ $110 \rightarrow 0-1$ $111 \rightarrow 00$

RECODED

 $010 \rightarrow 01$

Result



0 1 = Add Multiplicand, Shl2

0 - 1 = Sub, Shl2

0 - 1 = Sub, Shl2

0.0 = Only Shl2, No op

Take 2's Complement of Result = -(0101 0000 1100) = -(50C) Hex = $-(1292)_{10}$



Radix 4 Multiplication – Example 3

Imagine Zero

Show Radix 4 Encoded multiplication of 76 x 55, using 8 bits for both numbers

55 = 0 0 1 1 0 1 1 1 [0]

76 = 0100 1100 And 2's Compl is -76= 1011 0100 55 = 0011 0111 And 2's Compl is -55= 1100 1001

Convert 55 = 0011 0111to Radix 4 Encoded bits

 $110 \rightarrow 0-1$ $011 \rightarrow 10$ $110 \rightarrow 0-1$

 $001 \rightarrow 01$

11

RECODED

76 = Multiplicand X 55 = Recoded Multiplier

0 1 0 -1 1 0 0 -1

0

0 - 1 = Sub, Shl2

0

1 0 = Shl1,Add, Shl1

Partial Sum

~

Partial Sum

111

Result

0 - 1 = Sub, Shl2

0.1 = Add, Shl2

Answer = 0001 0000 0101 0100 = (4+16+64+4096) = (4180)₁₀



Question?

Perform the following multiplication using Radix 4 Encoding.

Multiplicand = 38, Multiplier = 23 (bits allocated?)


How many Adds and Shifts are required in this multiplication?

How does this compare to a simple binary array multiplier?



Division Operation in Decimal Numbers


Division of 274 ÷ 13






Division Operation in Decimal Numbers

Division of 299 ÷ 15





Decimal Division – another example







Division Operation in Binary – Example 1

Remainder

Division of 274 ÷ 13







Remainder



Division Operation in Binary – Example 2


Division of 299 ÷ 15








Division Operation in Binary – Example 3





Block Diagram of Sequential Binary Divider




Dividend Register




Overflow V = As a result of a divison operation, if the quotient requires more bits than are available for storing quotient

Divisor Register

1 1 0 1



STG of a Binary Divider



Su = Subtract Signal

C = Comparator Output

If divisor is greater than 5 leftmost dividend bits (as per given number),

then C=0; otherwise C=1

Whenever C=1, then subtract signal is generated and quotient bit is set to 1

Whenever C=0, then subtraction cannot occur without a negative result so a

Shift signal Sh is generated



Division Examples

• Try using 2's Complement Add instead of Sub in Division operations

