Lecture 16 EE 421 / C\$ 425 Digital System Design

Fall 2024

Shahid Masud



Topics

- Examples: Booth / Radix 4 Multiplication
- Binary Divider Operation
- Binary Divider Circuit
- STG of Divider
- Floating Point Representation (if time permits)
- Floating Point Multiplier design and operation




Bit-Pair Encoding Modified Booth Encoding Radix-4 Encoding

m _{i+1}	m _i	m _{i-1}	Code	BRC _{i+1}	BRC _i	Value	Status	Multiply Actions
0	0	0	0	0	0	0	String of 0s	Shift by 2
0	0	1	1	0	1	+1	End of string of 1s	Add, Shift by 2
0	1	0	2	0	1	+1	Single 1	Add, Shift by 2
0	1	1	3	1	0	+2	End of string of 1s	Shift by 1, Add, Shift by 1
1	0	0	4	1	0	-2	Begin of string of 1s	Shift by 1, Subtract, Shift by 1
1	0	1	5	0	<u>l</u>	-1	Single 0	Subtract, Shift by 2
1	1	0	6	0	<u>l</u>	-1	Begin of string of 1s	Subtract, Shift by 2
1	1	1	7	0	0	0	Midstring of 1s	Shift by 2



Bit-Pair / Radix-4 Recoding of -65₁₀



▼ Imaginary '0' if LSB=1

2's Complement notation

m _{i+1}	m _i	m _{i-1}	BRC _{i+1}	BRC _i	Value
0	0	0	0	0	0
0	0	1	0	1	+1
0	1	0	0	1	+1
0	1	1	1	0	+2
1	0	0	<u>l</u>	0	-2
1	0	1	0	<u>l</u>	-1
1	1	0	0	<u>l</u>	-1
1	1	1	0	0	0

Bit-Pair Recoded notation

0

0

Question of Bit-Pair/Radix-4 Encoding

Express -75₁₀ in Radix-4 Encoded format using 8 bits to express the given number

m _{i+1}	m _i	m _{i-1}	BRC _{i+1}	BRC _i	Value
0	0	0	0	0	0
0	0	1	0	1	+1
0	1	0	0	1	+1
0	1	1	1	0	+2
1	0	0	<u>l</u>	0	-2
1	0	1	0	1	-1
1	1	0	0	<u>l</u>	-1
1	1	1	0	0	0

 $+75_{10} = (64+8+2+1) = (0100\ 1011)_2$

Thus 2's Complement

$$= (1011\ 0101)_2 = -75$$



2; coded 01

2; coded 01

6; coded 0 -1

5; coded 0 -1

Radix 4 Encoded =
$$0 \ \underline{l} \ 0 \ \underline{l} \ 0 \ 1$$



Radix 4 Coding for Multiplication


m _{i+1}	m _i	m _{i-1}	Code	Multiply Actions		
0	0	0	0	Shift Left by 2		
0	0	1	1	Add Multiplicand, Shift Left by 2		
0	1	0	2	Add Multiplicand, Shift Left by 2		
0	1	1	3	Shift by 1, Add Multiplicand, Shift by 1		
1	0	0	4	Shift by 1, Subtract Multiplicand, Shift by 1		
1	0	1	5	Subtract Multiplicand, Shift Left by 2		
1	1	0	6	Subtract Multiplicand, Shift Left by 2		
1	1	1	7	Shift Left by 2		



LUMS

STG for a 4 Bit Radix 4 Encoded Reset/Ready Sequential 8-bit Multiplier

S12



Design Lec 16 Fall 2024

S11

-10/Sub

Reset


idle

S7

-10/Sub

S8

Data Path Architecture of a Radix 4 Sequential Multiplier





Radix 4 Multiplication – Example 1

Imagine Zero bit if LSB = 1

RECODED

 $010 \rightarrow 01$

Show Radix 4 Encoded multiplication of 8 x 9, using 8 bits for both numbers

8 = 0000 1000

9 = 0000 1001

Convert 9 = 0000 1001 to Radix 4 Encoded bits

8 = Multiplicand X 9 = Recoded Multiplier

									0	0	0	0	1	0	0	0
									0	0	0	1	-1	0	0	1
													1			0
1	1	1	1	1	1	1	1	1	1	1				Х	Х	Х
									1				Х	Х	Х	Х
												Х	Х	Х	Х	Х
										1			1			0

$$0.1 = Add, Shl2$$

9 = 0 0 0 0 1 0 0 1

$$0.0 = Only Shl2$$
, No op

Answer = $(0100\ 1000) = +(64 + 8) = +72_{10}$



Radix 4 Multiplication – Example 2

Imagine Zero

Show Radix 4 Encoded multiplication of 68 x -19, using 8 bits for both numbers

-19 = 1 1 1 0 1 1 0 1 [0]


68 = 0100 0100 And 2's Compl is -68= 1011 1100 19 = 0001 0011 And 2's Compl is -19= 1110 1101

Convert -19 = 1110 1101 to Radix 4 Encoded bits

 $010 \rightarrow 01$ $110 \rightarrow 0-1$ $110 \rightarrow 0-1$ $111 \rightarrow 00$

RECODED

Result



0 1 = Add Multiplicand, Shl2

0 - 1 = Sub, Shl2

0 - 1 = Sub, Shl2

0.0 = Only Shl2, No op

Take 2's Complement of Result = $-(0101\ 0000\ 1100) = -(50C)\ Hex = -(1292)_{10}$



Radix 4 Multiplication – Example 3

Imagine Zero

Show Radix 4 Encoded multiplication of 76 x 55, using 8 bits for both numbers

55 = 0 0 1 1 0 1 1 1 [0]

76 = 0100 1100 And 2's Compl is -76= 1011 0100 55 = 0011 0111 And 2's Compl is -55= 1100 1001

Convert 55 = 0011 0111to Radix 4 Encoded bits

 $110 \rightarrow 0-1$ $011 \rightarrow 10$ $110 \rightarrow 0-1$

 $001 \rightarrow 01$

11

RECODED



0 - 1 = Sub, Shl2

10 = Shl1,Add,Shl1

Partial Sum

<u>_</u>

Partial Sum

Juili

Result

0 - 1 = Sub, Shl2

0.1 = Add, Shl2

Answer = 0001 0000 0101 0100 = (4+16+64+4096) = (4180)₁₀



Question?

Perform the following multiplication using Radix 4 Encoding.

Multiplicand = 38, Multiplier = 23 (bits allocated?)


How many Adds and Shifts are required in this multiplication?

How does this compare to a simple binary array multiplier?



Division Operation in Decimal Numbers


Division of 274 ÷ 13






Division Operation in Decimal Numbers

Division of 299 ÷ 15





Decimal Division – another example







Division Operation in Binary – Example 1

Remainder

Division of 274 ÷ 13







Remainder



Division Operation in Binary – Example 2


Division of 299 ÷ 15








Division Operation in Binary – Example 3





Block Diagram of Sequential Binary Divider




Dividend Register




Overflow V = As a result of a divison operation, if the quotient requires more bits than are available for storing quotient

Divisor Register

1 1 0 1



STG of a Binary Divider



Su = Subtract Signal

C = Comparator Output

If divisor is greater than 5 leftmost dividend bits (as per given number),

then C=0; otherwise C=1

Whenever C=1, then subtract signal is generated and quotient bit is set to 1

Whenever C=0, then subtraction cannot occur without a negative result so a

Shift signal Sh is generated



Floating Point Arithmetic – Digital Design

$$N=(-1)^S \times (1+F) \times 2^E$$
 E.g. 91.820734 × 10⁻³⁴

- ❖ A signed-magnitude system for the fractional part and a biased notation for the exponent
- Three subfields
 - ❖ Sign S
 - Fraction F (or Significand or Mantissa)
 - Exponent E
- ❖ Sign bit is 0 for positive numbers, 1 for negative numbers
- * Fractions always start from 1.xxxx, hence the integer 1 is not written (register has xxxx)
- Exponent is biased by +127 (add 127 to whatever is in register bits)
- ❖ Normalize: Express numbers is the standard format by shifting of bits and adding / subtracting from Exponent register



IEEE 754 Floating Point Representation

Single Precision IEEE 754

Sign	Exponent Fraction		1 or 2 bits	
1 bit	8 bits	23 bits	Guard Bits	
•		32 bits —		

Double Precision IEEE 754

Sign	Exponent	Fraction	1 or 2 bits
1 bit	11 bits	52 bits	Guard Bits



64 bits

Examples of Floating Point Representation

```
-(13.45)_{10} = (1101.01\ 1100\ 1100\ 1100\ ......)^2; this is un-normalized = (1.10101\ 1100\ 1100\ 1100\ 1100\ 1) x 2^3; normalized Fraction part is 10101\ 1100\ 1100\ 1100\ 1 Biased Exponent is 3+127=130 Sign = 1
```

```
5.0345
= 101 . 0000 1000 1101 0100 1111 110; this is un-normalized = 1. 01 0000 1000 1101 0100 1111 110 x 2^2; normalized Biased Exponent = 2+127 = 129 = (1000 0001)_2 Fraction = 01 0000 1000 1101 0100 1111 110 Sign = 0
```



Floating Point Multiplication

Consider two floating point numbers: $(F_1 \times 2^{E1})$ and $(F_2 \times 2^{E2})$

The product of these two numbers is:

```
= (F_1 \times 2^{E1}) \times (F_2 \times 2^{E2})
= (F_1 \times F_2) \times 2^{(E1+E2)}
= F \times 2^E
```

Sign of result depends on Sign of the two numbers



Floating Point Multiplication Steps

- 1. Normalize the two numbers if not done already
- 2. The exponents of the Multiplier (E1) and the multiplicand (E2) bits are added and the base value is subtracted from the added result. The subtracted result is put in the exponential field of the result block → E1+E2-bias
- 3. Multiply the two fractions (or significands)
- 4. S1, the signed bit of the multiplicand is XOR'd with the multiplier signed bit of S2. The result is put into the resultant sign bit.
- 5. The mantissa of the Multiplier (M1) and multiplicand (M2) are multiplied and the result is placed in the resultant field of the mantissa (truncate/round the result for 24 bits) → M1 * M2
- 6. If the product is 0, adjust the proper representation of answer to 0
- 7. If the product fraction is too big, normalize by shifting it right and incrementing the exponent
- 8. If the product fraction is too small, normalize by shifting left and decrementing the exponent
- 9. Round to appropriate number of bits. If rounding results in loss of normalization, then first normalize and then do the rounding
- 10. If an exponent underflow (below -127) or overflow (above +127) occurs then generate an error condition



Division Examples

• Try using 2's Complement Add instead of Sub in Division operations

