# 332:479 Concepts in VLSI Design

# Lecture 24 Power Estimation

**David Harris** 



Harvey Mudd College Spring 2004

#### **Outline**

- Power and Energy
- Dynamic Power
- Static Power
- Low Power Design
- Summary


Material from: *CMOS VLSI Design*, by Weste and Harris, Addison-Wesley, 2005

#### **Power and Energy**

- Power is drawn from a voltage source attached to the V<sub>DD</sub> pin(s) of a chip.
- ☐ Instantaneous Power:  $P(t) = i_{DD}(t)V_{DD}$
- $\blacksquare \quad \text{Energy:} \qquad \qquad E = \int_{0}^{T} P(t)dt = \int_{0}^{T} i_{DD}(t)V_{DD}dt$
- Average Power:  $P_{\text{avg}} = \frac{E}{T} = \frac{1}{T} \int_{0}^{T} i_{DD}(t) V_{DD} dt$


### **Dynamic Power**

- Dynamic power is required to charge and discharge load capacitances when transistors switch.
- One cycle involves a rising and falling output.
- On rising output, charge Q = CV<sub>DD</sub> is required
- On falling output, charge is dumped to GND
- This repeats Tf<sub>sw</sub> times over an interval of T



# **Dynamic Power Cont.**

$$P_{
m dynamic} =$$




### **Dynamic Power Cont.**

$$P_{\text{dynamic}} = \frac{1}{T} \int_{0}^{T} i_{DD}(t) V_{DD} dt$$

$$= \frac{V_{DD}}{T} \int_{0}^{T} i_{DD}(t) dt$$

$$= \frac{V_{DD}}{T} [Tf_{\text{sw}} CV_{DD}]$$

$$= CV_{DD}^{2} f_{\text{sw}}$$



## **Activity Factor**

- Suppose the system clock frequency = f
- $\Box$  Let  $f_{sw} = \alpha f$ , where  $\alpha =$  activity factor
  - If the signal is a clock,  $\alpha = 1$
  - If the signal switches once per cycle,  $\alpha = \frac{1}{2}$
  - Dynamic gates:
    - Switch either 0 or 2 times per cycle,  $\alpha = \frac{1}{2}$
  - Static gates:
    - Depends on design, but typically  $\alpha = 0.1$
- $\Box$  Dynamic power:  $P_{\text{dynamic}} = \alpha C V_{DD}^2 f$

#### **Short Circuit Current**

- When transistors switch, both nMOS and pMOS networks may be momentarily ON at once
- Leads to a blip of "short circuit" current.
- < 10% of dynamic power if rise/fall times are comparable for input and output

### **Example**

- 200 Mtransistor chip
  - 20M logic transistors
    - Average width: 12 λ
  - 180M memory transistors
    - Average width: 4 λ
  - 1.2 V 100 nm process
  - $-C_{\alpha} = 2 \text{ fF/}\mu\text{m}$

## Dynamic Example

- ☐ Static CMOS logic gates: activity factor = 0.1
- Memory arrays: activity factor = 0.05 (many banks!)
- Estimate dynamic power consumption per MHz.
   Neglect wire capacitance and short-circuit current.

## **Dynamic Example**

- ☐ Static CMOS logic gates: activity factor = 0.1
- Memory arrays: activity factor = 0.05 (many banks!)
- Estimate dynamic power consumption per MHz. Neglect wire capacitance.

$$C_{\text{logic}} = (20 \times 10^6)(12\lambda)(0.05 \mu m / \lambda)(2 fF / \mu m) = 24 nF$$

$$C_{\text{mem}} = (180 \times 10^6)(4\lambda)(0.05 \mu m / \lambda)(2 fF / \mu m) = 72 nF$$

$$P_{\text{dynamic}} = \left[0.1C_{\text{logic}} + 0.05C_{\text{mem}}\right] (1.2)^2 f = 8.6 \text{ mW/MHz}$$

#### **Static Power**

- Static power is consumed even when chip is quiescent.
  - Ratioed circuits burn power in fight between ON transistors
  - Leakage draws power from nominally OFF devices

$$I_{ds} = I_{ds0}e^{\frac{V_{gs}-V_t}{nv_T}} \left[ 1 - e^{\frac{-V_{ds}}{v_T}} \right]$$

$$V_{t} = V_{t0} - \eta V_{ds} + \gamma \left( \sqrt{\phi_{s} + V_{sb}} - \sqrt{\phi_{s}} \right)$$

#### Ratio Example

- □ The chip contains a 32 word x 48 bit ROM
  - Uses pseudo-nMOS decoder and bitline pullups
  - On average, one wordline and 24 bitlines are high
- Find static power drawn by the ROM
  - $\beta = 75 \mu A/V^2$
  - $V_{to} = -0.4V$

### Ratio Example

- □ The chip contains a 32 word x 48 bit ROM
  - Uses pseudo-nMOS decoder and bitline pullups
  - On average, one wordline and 24 bitlines are high
- Find static power drawn by the ROM

$$- \beta = 75 \mu A/V^2$$

$$- V_{to} = -0.4V$$

Solution:

$$I_{\text{pull-up}} = \beta \frac{\left(V_{DD} - \left|V_{tp}\right|\right)^2}{2} = 24\mu A$$

$$P_{\text{pull-up}} = V_{DD}I_{\text{pull-up}} = 29\mu\text{W}$$

$$P_{\text{static}} = (31 + 24)P_{\text{pull-up}} = 1.6 \text{ mW}$$

## Leakage Example

- The process has two threshold voltages and two oxide thicknesses.
- Subthreshold leakage:
  - 20 nA/ $\mu$ m for low  $V_t$
  - 0.02 nA/ $\mu$ m for high  $V_t$
- Gate leakage:
  - 3 nA/ $\mu$ m for thin oxide
  - -0.002 nA/ $\mu$ m for thick oxide
- Memories use low-leakage transistors everywhere
- ☐ Gates use low-leakage transistors on 80% of logic

# Leakage Example (cont'd.)

Estimate static power:

# Leakage Example (cont'd.)

- Estimate static power:
  - High leakage:  $(20 \times 10^6)(0.2)(12\lambda)(0.05 \mu m/\lambda) = 2.4 \times 10^6 \mu m$
  - Low leakage:  $(20 \times 10^6)(0.8)(12\lambda)(0.05 \mu m/\lambda) +$

$$(180 \times 10^6)(4\lambda)(0.05 \mu m/\lambda) = 45.6 \times 10^6 \mu m$$

$$I_{static} = (2.4 \times 10^6 \,\mu m) [(20nA/\,\mu m)/2 + (3nA/\,\mu m)] + (45.6 \times 10^6 \,\mu m) [(0.02nA/\,\mu m)/2 + (0.002nA/\,\mu m)] = 32mA$$

$$P_{static} = I_{static} V_{DD} = 38mW$$

# Leakage Example (cont'd.)

- Estimate static power:
  - High leakage:  $(20 \times 10^6)(0.2)(12\lambda)(0.05 \mu m/\lambda) = 2.4 \times 10^6 \mu m$
  - Low leakage:  $(20 \times 10^6)(0.8)(12\lambda)(0.05\mu m/\lambda) + (180 \times 10^6)(4\lambda)(0.05\mu m/\lambda) = 45.6 \times 10^6 \mu m$

$$I_{static} = (2.4 \times 10^{6} \,\mu m) [(20nA/\,\mu m)/2 + (3nA/\,\mu m)] + (45.6 \times 10^{6} \,\mu m) [(0.02nA/\,\mu m)/2 + (0.002nA/\,\mu m)]$$

$$= 32mA$$

$$P_{static} = I_{static} V_{DD} = 38mW$$

☐ If no low leakage devices, P<sub>static</sub> = 749 mW (!)

#### Summary

- Power and Energy
- Dynamic Power
- ☐ Static Power
- Low Power Design