
VLSI Design EE 523

Spring 2026

Shahid Masud

Lecture 2

Topics in today's lecture

- Fabrication Steps
 - Wafer preparation, Lithography, Diffusion, Chemical Vapor Deposition, e-beam ion implantation, masking, etching, slicing, packaging, testing, etc.
- PN junction
 - Diffusion, drift, depletion region, barrier voltage, junction capacitance, VI characteristics
- Introducing MOS transistor construction
 - Enhancement and Depletion type MOS transistors

Semiconductor Fabrication Processing

Wafer, Chip and Packaging – all together

From Chip Design **to** Chip Fabrication




FIGURE 4. Toshiba 1-kb SRAMs. (a) Chip photograph. (b) Package and wafer photographs.

Chip Manufacturing Process Stages





FIGURE 1.12 The chip manufacturing process. After being sliced from the silicon ingot, blank wafers are put through 20 to 40 steps to create patterned wafers (see Figure 1.13). These patterned wafers are then tested with a wafer tester, and a map of the good parts is made. Then, the wafers are diced into dies (see Figure 1.9). In this figure, one wafer produced 20 dies, of which 17 passed testing. (X means the die is bad.) The yield of good dies in this case was $17/20$, or 85%. These good dies are then bonded into packages and tested one more time before shipping the packaged parts to customers. One bad packaged part was found in this final test.

Semiconductor Processing - 2



Go over Different Stages of Chip Manufacturing

- Wafer Production
- Photolithography
- Etching
- Ion Beam Implantation
- Oxidation
- Diffusion
- Epitaxial Growth
- Metallization
- Bonding
- Packaging



Silicon Wafer Manufacturing

A silicon wafer is the foundation for the semiconductor.

Most wafers are made of silicon extracted from sand.

Here are the steps involved:

1. First, sand is heated until it melts into a high purity liquid and then gets solidified by **crystallization**.
2. The resultant silicon rod is called an **ingot**. These ingots are sliced into a **disc thinly sliced wafers**.
3. The surface of sliced wafers is rough and contains defects. So polishing machines are used to polish the surface of the wafer.
4. A wafer made this way is the main material for semiconductors. The larger the diameter of a wafer is to allow the greater the number of chips that can be produced.





FIGURE 3.2 Czochralski system for growing Si boules
(Adapted from [Schulmann98].)


Oxidation on Wafer Surface

The silicon wafer manufactured in step 1 is not yet conductive. It will later through a process to make the wafers semiconductive.

First, wafers go through the oxidation process. Oxygen or water vapor is sprayed on the wafer surface to form a uniform oxide film.

This oxide film protects the wafer surface during the subsequent processes and also blocks current leakage between circuits. The film acts as a strong protective shield.

Now the foundation for semiconductor is ready.



Photolithography Drawing


Next step is to draw a circuit design onto a wafer which is called the photolithography process. It is also called “photo” for short because it is similar to developing a photo taken on a film camera with semiconductors.

A photo mask functions as the film. A photo mask is a glass substrate with a computer designed circuit pattern.

In order to draw the circuit on the wafer, the **photoresist**, a material that responds to light is applied thinly and evenly on the oxide film previously placed on the wafer.

Now, when light transfers the patterned photo mask, the circuit is drawn on the wafer surface. Just like developing a photo, a circuit pattern is imprinted on the wafer by spraying, developer and removing unlit areas from the areas that are exposed to light.

Photolithography and etch



Etching to get printed patterns


To remove unnecessary materials from the wafer surface so that only the design pattern remains.

This is done using a liquid or gas etching technique. All unnecessary materials are selectively removed to draw the desired design.

- **Wet Etching:** When chemical solutions are used for etching, it is called wet etching.

- **Dry Etching:** When gas or plasma is used, it is called dry etching.

The photolithography process and the etching process are repeated several times on the wafer layer by layer. Here, an insulating film that separates and protects the stacked circuits is required. It is called a thin film. The process is very similar to manufacturing a [Multilayer PCB](#).




Ion Implantation, Diffusion and Deposition

Coating the thin film at a desired molecular or atomic level onto a wafer is called deposition. Since the coating is so thin, precise and sophisticated technology is required to uniformly apply the thin film on a wafer to give the semiconductor electrical characteristics. Ion implantation is also required.

A semiconductor made of silicon does not conduct **electricity** but adding impurities. It conducts current and has conductive properties.

In summary, through the wafer manufacturing, oxidation, photolithography, etching, deposition and ion implementation processes the wafer becomes conductive and numerous circuits are drawn on it.



CVD and PVD

Chemical Vapor Deposition (CVD)

This method allows for the deposition of thin films on semiconductor wafers. By enabling the controlled deposition of materials, it helps to enhance the performance and functionality of semiconductor microchips.

This process involves introducing a gas or vapor into a vacuum chamber containing a substrate. Through a thermal or plasma-assisted process, the gas or vapor reacts with the substrate to form a solid thin film. The thickness of the film can be regulated by varying the deposition time and the concentration of the gas or vapor.

Physical Vapor Deposition (PVD)

By enabling the deposition of thin films on substrates. It is particularly important in the production of semiconductor microchips and various compound semiconductors, which require precise control over material properties and layer thickness.


The process begins with heating a solid material, like metal or alloy, which causes it to vaporize and form a plasma of ions and neutral particles.

This plasma is then directed towards a substrate made of glass, metal, or semiconductor material, where the ions and particles in the plasma condense and form a thin film. The thickness of the film can be controlled by adjusting the deposition time and the rate of material vaporization.

Metal Interconnects Layers

It is a process that allows electricity to flow by depositing a thin metal film using materials such as aluminum, titanium or tungsten so that electricity can pass through the semiconductor wells.

- Though Copper conducts electricity with about 40 percent less resistance than aluminum, it is avoided in the semiconductor manufacturing process.
- Copper is considered as semiconductor killer. It rapidly diffuses into silicon and changes its' electrical properties that can prevent the transistors from functioning.
- Aluminum is the most common material for metal interconnects in semiconductor chips. This metal adheres well to the oxide layer (silicon dioxide) and is easily workable.



Packaging



This is the last process, the packaging process. The wafer completed through the previous steps are cut into individual semiconductor chips that can be loaded on an electronic **semiconductor device**.

An individual chip must have a path to exchange electrical signals with the outside and have a form to protect it from various external elements.

The wafer is cut into individual chips and the diced or saw chips are placed on the **PCB board**.

In the bonding step, the contact point of the semiconductor chip placed on a substrate is connected with the contact point of the substrate. Then molding finishes the chip package to its desired shape.


After final test, sealing and labeling the product name, the semiconductor chip we commonly see is completed.



Wafer Sawing Dicing

Wafer Sawing(Dicing Saw)


- Process by which individual silicon chips (die) are separated from each other on the wafer.
- Get the wafer cut per each lines with the D.I(De-ionized) water to prevent any electrostatic issue or contamination.



Die Bonding

Die Attach(Die Bonding)

- Attach the die onto the lead frame by using the Epoxy adhesive or solder.




- Epoxy or solder is dispensed in the die flag area of the lead frame in a specified pattern (usually star) followed by a pick and place process that removes the die from the tape carrier and places it over the dispensed epoxy.

Wire Bonding


Wire Bonding

- The electrical connection between die and lead frame with the use of the Gold, Copper, Aluminum wires.



4 Metal Layer Process

CMOS Chip with 4 Metal Layers



Hong Xiao, Ph. D.

Semiconductor PN Junction Diode

Periodic table – semiconductor, p and n type

DONOR IMPURITIES

VERSUS

ACCEPTOR IMPURITIES

Visit www.PEDIAA.com

DONOR IMPURITIES

Donor impurities inject extra electrons into the semiconductor crystal lattice due to having an excess of valence electrons compared to the host material

Introduce excess electrons that can move through the material

Introduce energy levels within the band gap near the conduction band

Elements found in group V of the periodic table commonly function as donor impurities

ACCEPTOR IMPURITIES

Acceptor impurities generate "holes" or gaps within the valence band of the semiconductor lattice by possessing fewer valence electrons than the host material

Create holes that can also carry a charge

Introduce energy levels near the valence band

Elements in group III usually serve as acceptor impurities

- **P type semiconductor (holes)** is doped with B, Al, or In; 3 el in Outermost valence shell
- **N type semiconductor (electrons)** is doped with P, As, Sb (antimony) 5 el in outermost valence shell

Periodic table of the elements

Electrons in shells:
2, 8, 18,....

period	group	1*	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18																				
1	1*	H	2	3	4	Li	Be	Na	Mg	19	K	Ca	21	Sc	Ti	V	Cr	Mn	Fe	25	Al	B	C	N	O	F	He	2											
2	11	12	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	Ne	10										
3	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	Ar	18	
4	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	I	Xe	36	
5	Rb	Sr	Y	Zr	Nb	Mo	Tc	Ru	Rh	Pd	Ag	Cd	In	Sn	Sb	Te	As	Se	Br	55	56	57	72	73	74	75	76	77	78	79	80	81	82	83	84	85	At	Rn	35
6	Cs	Ba	La	Hf	Ta	W	Re	Os	Ir	Pt	Au	Hg	Tl	Pb	Bi	Po	At	Rn	87	88	89	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	Og	21	
7	Fr	Ra	Ac	Rf	Db	Sg	Bh	Hs	Mt	Ds	Rg	Cn	Nh	Fl	Mc	Lv	Ts	58	59	60	61	62	63	64	65	66	67	68	69	70	71	Lu							

lanthanoid series	6	Ce	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dy	Ho	Er	Tm	Yb	Lu
actinoid series	7	Th	Pa	U	Np	Pu	Am	Cm	Bk	Cf	Es	Fm	Md	No	Lr

*Numbering system adopted by the International Union of Pure and Applied Chemistry (IUPAC).

© Encyclopædia Britannica, Inc.

Silicon Semiconductor - Group 4 in Periodic Table




Figure 3.1 Two-dimensional representation of the silicon crystal. The circles represent the inner core of silicon atoms, with +4 indicating its positive charge of $+4q$, which is neutralized by the charge of the four valence electrons. Observe how the covalent bonds are formed by sharing of the valence electrons. At 0 K, all bonds are intact and no free electrons are available for current conduction.

Donor Impurity – n type – Group 5




Figure 3.3 A silicon crystal doped by a pentavalent element. Each dopant atom donates a free electron and is thus called a donor. The doped semiconductor becomes *n* type.

Acceptor Impurity – p type – Group 3




Figure 3.4 A silicon crystal doped with boron, a trivalent impurity. Each dopant atom gives rise to a hole, and the semiconductor becomes *p* type.

pn junction

Concepts of:
 Diffusion
 Depletion Region
 Barrier Potential
 Junction Voltage
 Equilibrium State




Figure 3.9 (a) The *pn* junction with no applied voltage (open-circuited terminals). (b) The potential distribution along an axis perpendicular to the junction.

Bias voltage in pn junction




Figure 3.11 The *pn* junction in: (a) equilibrium; (b) reverse bias; (c) forward bias.

Basic Diode Shockley Equations

It can be demonstrated through the use of solid-state physics that the general characteristics of a semiconductor diode can be defined by the following equation, referred to as Shockley's equation, for the forward- and reverse-bias regions:

$$I_D = I_s(e^{V_D/nV_T} - 1) \quad (A) \quad (1.2)$$

where I_s is the reverse saturation current
 V_D is the applied forward-bias voltage across the diode
 n is an ideality factor, which is a function of the operating conditions and physical construction; it has a range between 1 and 2 depending on a wide variety of factors ($n = 1$ will be assumed throughout this text unless otherwise noted).

The voltage V_T in Eq. (1.1) is called the *thermal voltage* and is determined by

$$V_T = \frac{kT_K}{q} \quad (V) \quad (1.3)$$

where k is Boltzmann's constant = 1.38×10^{-23} J/K
 T_K is the absolute temperature in kelvins = $273 +$ the temperature in °C
 q is the magnitude of electronic charge = 1.6×10^{-19} C

Formula for Junction Built-in Voltage

The Junction Built-in Voltage With no external voltage applied, the barrier voltage V_0 across the *pn* junction can be shown to be given by⁵

$$V_0 = V_T \ln\left(\frac{N_A N_D}{n_i^2}\right) \quad (3.22)$$

where N_A and N_D are the doping concentrations of the *p* side and *n* side of the junction, respectively. Thus V_0 depends both on doping concentrations and on temperature. It is known as the **junction built-in voltage**. Typically, for silicon at room temperature, V_0 is in the range of 0.6 V to 0.9 V.

Important formula

be obtained easily by a simple extension of the results of the equilibrium case. Thus the width of the depletion region can be obtained by replacing V_0 in Eq. (3.26) by $(V_0 + V_R)$,

$$\Rightarrow W = x_n + x_p = \sqrt{\frac{2\epsilon_s}{q} \left(\frac{1}{N_A} + \frac{1}{N_D} \right) (V_0 + V_R)} \quad (3.31)$$

and the magnitude of the charge stored on either side of the depletion region can be determined by replacing V_0 in Eq. (3.30) by $(V_0 + V_R)$,

$$\Rightarrow Q_J = A \sqrt{2\epsilon_s q \left(\frac{N_A N_D}{N_A + N_D} \right) (V_0 + V_R)} \quad (3.32)$$

Eg from Sedra and Smith

Example 3.5

Consider a *pn* junction in equilibrium at room temperature ($T = 300\text{ K}$) for which the doping concentrations are $N_A = 10^{18}/\text{cm}^3$ and $N_D = 10^{16}/\text{cm}^3$ and the cross-sectional area $A = 10^{-4}\text{ cm}^2$. Calculate p_p , n_{p0} , n_n , p_{n0} , V_0 , W , x_n , x_p , and Q_J . Use $n_i = 1.5 \times 10^{10}/\text{cm}^3$.

Solution

$$p_p \simeq N_A = 10^{18} \text{ cm}^{-3}$$

$$n_{p0} = \frac{n_i^2}{p_p} \simeq \frac{n_i^2}{N_A} = \frac{(1.5 \times 10^{10})^2}{10^{18}} = 2.25 \times 10^2 \text{ cm}^{-3}$$

$$n_n \simeq N_D = 10^{16} \text{ cm}^{-3}$$

$$p_{n0} = \frac{n_i^2}{n_n} \simeq \frac{n_i^2}{N_D} = \frac{(1.5 \times 10^{10})^2}{10^{16}} = 2.25 \times 10^4 \text{ cm}^{-3}$$

To find V_0 we use Eq. (3.22),

$$V_o = V_T \ln\left(\frac{N_A N_D}{n_i^2}\right)$$

where

$$\begin{aligned} V_T &= \frac{kT}{q} = \frac{8.62 \times 10^{-5} \times 300 \text{ (eV)}}{q} \\ &= 25.9 \times 10^{-3} \text{ V} \end{aligned}$$

Thus,

$$\begin{aligned} V_0 &= 25.9 \times 10^{-3} \ln\left(\frac{10^{18} \times 10^{16}}{2.25 \times 10^{20}}\right) \\ &= 0.814 \text{ V} \end{aligned}$$

To determine W we use Eq. (3.26):

$$\begin{aligned} W &= \sqrt{\frac{2 \times 1.04 \times 10^{-12}}{1.6 \times 10^{-19}} \left(\frac{1}{10^{18}} + \frac{1}{10^{16}} \right)} \times 0.814 \\ &= 3.27 \times 10^{-5} \text{ cm} = 0.327 \mu\text{m} \end{aligned}$$

To determine W we use Eq. (3.26):

$$\rightarrow W = \sqrt{\frac{2 \times 1.04 \times 10^{-12}}{1.6 \times 10^{-19}} \left(\frac{1}{10^{18}} + \frac{1}{10^{16}} \right) \times 0.814}$$

$$= 3.27 \times 10^{-5} \text{ cm} = 0.327 \mu\text{m}$$

To determine x_n and x_p we use Eqs. (3.27) and (3.28), respectively:

$$x_n = W \frac{N_A}{N_A + N_D}$$

$$= 0.327 \frac{10^{18}}{10^{18} + 10^{16}} = 0.324 \mu\text{m}$$

$$x_p = W \frac{N_D}{N_A + N_D}$$

$$= 0.327 \frac{10^{16}}{10^{18} + 10^{16}} = 0.003 \mu\text{m}$$

Finally, to determine the charge stored on either side of the depletion region, we use Eq. (3.29):


$$Q_J = 10^{-4} \times 1.6 \times 10^{-19} \left(\frac{10^{18} \times 10^{16}}{10^{18} + 10^{16}} \right) \times 0.327 \times 10^{-4}$$

$$= 5.18 \times 10^{-12} \text{ C} = 5.18 \text{ pC}$$

Diode i-v characteristics

diode i-v characteristic

The ideal diode equation: $i_D = I_S \left[\exp\left(\frac{v_D}{kT/q}\right) - 1 \right]$



where i_D is the diode current and v_D voltage across the diode. As stated earlier, the relationship is extremely non-linear, and it will cause us some grief when analyzing diodes. But the non-linear behavior offers opportunities for new applications.

- I_S is the current parameter of the diode, often known as the *saturation current* or *scale current*. It is like “ R ” for a resistor. Each diode will have a unique value for I_S . A typical value is $I_S \approx 10^{-14}$ A.
- kT/q is the *thermal voltage*. k is Boltzmann’s constant (recall thermodynamics from physics) with a value of 1.38×10^{-23} J/K. T is the absolute temperature of the diode, expressed in kelvin (K). Then the product kT is the thermal energy and represents the average energy of an electron in the semiconductor. If we divide the electron the electron charge — $q = 1.6 \times 10^{-19}$ C — we get the thermal voltage. At 300 K (= 27°C, approximately room temperature), $kT/q = 25.8$ mV.

Semiconductor Equations 1

Table 3.1 Summary of Important Equations

Quantity	Relationship	Values of Constants and Parameters (for Intrinsic Si at $T = 300$ K)
Carrier concentration in intrinsic silicon (cm^{-3})	$n_i = BT^{3/2} e^{-E_g/2kT}$	$B = 7.3 \times 10^{15} \text{ cm}^{-3} \text{K}^{-3/2}$ $E_g = 1.12 \text{ eV}$ $k = 8.62 \times 10^{-5} \text{ eV/K}$ $n_i = 1.5 \times 10^{10}/\text{cm}^3$
Diffusion current density (A/cm^2)	$J_p = -qD_p \frac{dp}{dx}$ $J_n = qD_n \frac{dn}{dx}$	$q = 1.60 \times 10^{-19} \text{ coulomb}$ $D_p = 12 \text{ cm}^2/\text{s}$ $D_n = 34 \text{ cm}^2/\text{s}$
Drift current density (A/cm^2)	$J_{drift} = q(p\mu_p + n\mu_n)E$	$\mu_p = 480 \text{ cm}^2/\text{V} \cdot \text{s}$ $\mu_n = 1350 \text{ cm}^2/\text{V} \cdot \text{s}$
Resistivity ($\Omega \cdot \text{cm}$)	$\rho = 1/[q(p\mu_p + n\mu_n)]$	μ_p and μ_n decrease with the increase in doping concentration

Relationship between mobility and diffusivity	$\frac{D_n}{\mu_n} = \frac{D_p}{\mu_p} = V_T$	$V_T = kT/q \approx 25.9 \text{ mV}$
Carrier concentration in n -type silicon (cm^{-3})	$n_{n0} \approx N_D$ $p_{n0} = n_i^2/N_D$	
Carrier concentration in p -type silicon (cm^{-3})	$p_{p0} \approx N_A$ $n_{p0} = n_i^2/N_A$	
Junction built-in voltage (V)	$V_0 = V_T \ln \left(\frac{N_A N_D}{n_i^2} \right)$	✓
Width of depletion region (cm)	$\frac{x_n}{x_p} = \frac{N_A}{N_D}$ $W = x_n + x_p$ $= \sqrt{\frac{2\epsilon_s}{q} \left(\frac{1}{N_A} + \frac{1}{N_D} \right) (V_0 + V_R)}$	$\epsilon_s = 11.7\epsilon_0$ $\epsilon_0 = 8.854 \times 10^{-14} \text{ F/cm}$

Semiconductor Equations 2

Table 3.1 *continued*

Quantity	Relationship	Values of Constants and Parameters (for Intrinsic Si at $T = 300$ K)
Charge stored in depletion layer (coulomb)	$Q_J = q \frac{N_A N_D}{N_A + N_D} A W$	
Forward current (A)	$I = I_p + I_n$ $I_p = A q n_i^2 \frac{D_p}{L_p N_D} (e^{V/V_T} - 1)$ $I_n = A q n_i^2 \frac{D_n}{L_n N_A} (e^{V/V_T} - 1)$	
Saturation current (A)	$I_s = A q n_i^2 \left(\frac{D_p}{L_p N_D} + \frac{D_n}{L_n N_A} \right)$	
$I-V$ relationship	$I = I_s (e^{V/V_T} - 1)$	

Minority-carrier lifetime (s)	$\tau_p = L_p^2 / D_p$	$\tau_n = L_n^2 / D_n$	$L_p, L_n = 1 \mu\text{m to } 100 \mu\text{m}$
Minority-carrier charge storage (coulomb)	$Q_p = \tau_p I_p$	$Q_n = \tau_n I_n$	$\tau_p, \tau_n = 1 \text{ ns to } 10^4 \text{ ns}$
	$Q = Q_p + Q_n = \tau_I I$		
Depletion capacitance (F)	$C_{j0} = A \sqrt{\left(\frac{\epsilon_s q}{2}\right) \left(\frac{N_A N_D}{N_A + N_D}\right) \frac{1}{V_0}}$	$C_j = C_{j0} \left(1 + \frac{V_R}{V_0}\right)^m$	$m = \frac{1}{3} \text{ to } \frac{1}{2}$
Diffusion capacitance (F)	$C_d = \left(\frac{\tau_T}{V_T}\right) I$		

Junction Capacitance

This capacitance, called the transition (C_T), barriers, or depletion region capacitance, is determined by

$$C_T = \frac{C(0)}{(1 + |V_R/V_K|)^n} \quad (1.9)$$

where $C(0)$ is the capacitance under no-bias conditions and V_R is the applied reverse bias potential. The power n is $\frac{1}{2}$ or $\frac{1}{3}$ depending on the manufacturing process for the diode.




FIG. 1.33

Transition and diffusion capacitance versus applied bias for a silicon diode.

Diode Calculation

Junction built-in voltage (V)

$$V_b = V_T \ln\left(\frac{N_a N_d}{n_i^2}\right)$$

Example 3.1

Determine the built-in potential, depletion width, and zero-bias depletion capacitance for an n⁺-p Si diode at 300 K, with $N_d = 10^{18} \text{ cm}^{-3}$, $N_a = 10^{16} \text{ cm}^{-3}$, and a junction area of 10^{-5} cm^2 .

Solution. The built-in potential is

$$V_{bi} = \frac{kT}{q} \ln\left(\frac{N_a N_d}{n_i^2}\right) = (0.0259 \text{ V}) \ln\left(\frac{(10^{16} \text{ cm}^{-3})(10^{18} \text{ cm}^{-3})}{(1.45 \times 10^{10} \text{ cm}^{-3})^2}\right) = 0.816 \text{ V}.$$

Width of depletion region (cm)

$$\begin{aligned} \frac{x_n}{x_p} &= \frac{N_A}{N_D} \\ W &= x_n + x_p \\ &= \sqrt{\frac{2\epsilon_s}{q} \left(\frac{1}{N_A} + \frac{1}{N_D}\right)} (V_b + V_k) \end{aligned}$$

$$\begin{aligned} \epsilon_s &= 11.7 \epsilon_0 \\ \epsilon_0 &= 8.854 \times 10^{-14} \text{ F/cm} \end{aligned}$$

Diodes

67

The depletion width is almost entirely on the p-type side and is



$$\begin{aligned} W &= \sqrt{\frac{2\epsilon_s V_{bi}}{q N_a}} = \sqrt{\frac{2(11.9)(8.85 \times 10^{-14} \text{ F/cm})(0.816 \text{ V})}{(1.602 \times 10^{-19} \text{ C})(10^{16} \text{ cm}^{-3})}} \\ &= 0.33 \times 10^{-4} \text{ cm} = 0.33 \mu\text{m}. \end{aligned}$$

The zero-bias depletion capacitance is

$$C_T = \frac{\epsilon_s A}{W} = \frac{(11.9)(8.85 \times 10^{-14} \text{ F/cm})(10^{-5} \text{ cm}^2)}{0.33 \times 10^{-4} \text{ cm}} = 0.32 \times 10^{-12} \text{ F} = 0.32 \text{ pF}.$$

Die Yield

Silicon Crystal, Wafers and Defects



(a)

(b)

FIGURE 1.50

Effect of die size on yield. Both wafers have the same number and distribution of defects. For wafer (a) the yield is 81%, whereas for wafer (b) the yield is 92%.




The yield is a function of the wafer defect density and the die size. Assuming that a single defect results in a nonworking circuit, larger die* will result in a lower yield, even for the same defect density and distribution, as shown in Figure 1.50. The identically sized wafers have the same number and distribution of defects. The wafer on the left has 7 bad die out of a total of 37; the yield is 30/37, or 81%. The wafer on the right with a smaller die size also has 7 bad die, but the yield is 81/88, or 92%. A yield of 92% is economically viable, but 81% is probably not.

Dies per Wafer - 1

Dies per Wafer

$$\text{Dies per wafer} = \frac{\pi \times (\text{Wafer diameter}/2)^2}{\text{Die area}} - \frac{\pi \times \text{Wafer diameter}}{\sqrt{2} \times \text{Die area}}$$




Die yield and Cost

Recurring Costs

$$\text{Variable cost} = \frac{\text{cost of die} + \text{cost of test} + \text{cost of packaging}}{\text{final test yield}}$$

$$\text{Die cost} = \frac{\text{Wafer cost}}{\text{Dies per wafer} \times \text{Die yield}}$$

$$\text{Dies per wafer} = \frac{\pi \times (\text{wafer diameter}/2)^2}{\text{die area}} - \frac{\pi \times \text{wafer diameter}}{\sqrt{2} \times \text{die area}}$$



$$\text{die yield} = \left(1 + \frac{\text{defects per unit area} \times \text{die area}}{\alpha} \right)^{-\alpha}$$

Die Yield

$$\text{die yield} = \left(1 + \frac{\text{defects per unit area} \times \text{die area}}{\alpha} \right)^{-\alpha} \quad (1.4)$$

α is a parameter that depends upon the complexity of the manufacturing process, and is roughly proportional to the number of masks. $\alpha = 3$ is a good estimate for today's complex CMOS processes. The defects per unit area is a measure of the material and process induced faults. A value between 0.5 and 1 defects/cm² is typical these days, but depends strongly upon the maturity of the process.

Example 1.3 Die Yield

Assume a wafer size of 12 inch, a die size of 2.5 cm², 1 defects/cm², and $\alpha = 3$. Determine the die yield of this CMOS process run.

The number of dies per wafer can be estimated with the following expression, which takes into account the lost dies around the perimeter of the wafer.

$$\text{dies per wafer} = \frac{\pi \times (\text{wafer diameter}/2)^2}{\text{die area}} - \frac{\pi \times \text{wafer diameter}}{\sqrt{2} \times \text{die area}}$$

This means 252 (= 296 - 44) potentially operational dies for this particular example. The die yield can be computed with the aid of Eq. (1.4), and equals 16%! This means that on the average only 40 of the dies will be fully functional.

Dies per Wafer Example

Now, 8-inch (diameter) wafer is manufactured, each die is 1 cm², please use the following equations to calculate: 1) the number of dies per wafer (1 inch = 2.54 cm); 2) per die cost, assume Yield (Y) is 80% and one wafer cost is \$1,000.

$$Y = \frac{\text{No. of good chips per wafer}}{\text{Total number of chips per wafer}} \times 100\% \quad (1)$$

$$\text{Die cost} = \frac{\text{Wafer cost}}{\text{Dies per wafer} \times \text{Die yield}} \quad (2)$$

$$\text{Dies per wafer} = \frac{\pi \times (\text{wafer diameter}/2)^2}{\text{die area}} - \frac{\pi \times \text{wafer diameter}}{\sqrt{2 \times \text{die area}}} \quad (3)$$

CMOS Building Blocks

Basic CMOS building blocks




FIGURE 1.9 nMOS transistor (a) and pMOS transistor (b)

Transistors as switches




FIGURE 1.10 Transistor symbols and switch-level models

Different views of chip design




FIGURE 1.34 Inverter cross-section with well and substrate contacts. Color version on inside front cover.

Domains of VLSI chip design

1.6.3 Behavioral, Structural, and Physical Domains

An alternative way of viewing design partitioning is shown with the Y-chart shown in Figure 1.48 [Gajski83, Kang03]. The radial lines on the Y-chart represent three distinct design domains: behavioral, structural, and physical. These domains can be used to describe the design of almost any artifact and thus form a general taxonomy for describing




FIGURE 1.48 Y Diagram (Reproduced from [Kang03] with permission of The McGraw-Hill Companies.)

⁵Some designers refer to both units and functional blocks as *modules*.

Readings

- Chapter 1
- Textbook 3rd Edition, CMOS VLSI Design A Circuits and Systems Perspective, Weste and Harris