# VLSI Design EE 523
# Spring 2026

**Shahid Masud**

**Lecture 2**

# Topics in today's lecture

- Fabrication Steps
  - Wafer preparation, Lithography, Diffusion, Chemical Vapor Deposition, e-beam ion implantation, masking, etching, slicing, packaging, testing, etc.

- PN junction
  - Diffusion, drift, depletion region, barrier voltage, junction capacitance, VI characteristics

- MOS transistor construction
  - Enhancement and Depletion type MOS transistors

# Semiconductor PN Junction Diode

# Periodic table – semiconductor, p and n type

**DONOR IMPURITIES**

**VERSUS**

**ACCEPTOR IMPURITIES**

Visit www.PEDIAA.com

| DONOR IMPURITIES | ACCEPTOR IMPURITIES |
|---|---|
| Donor impurities inject extra electrons into the semiconductor crystal lattice due to having an excess of valence electrons compared to the host material | Acceptor impurities generate "holes" or gaps within the valence band of the semiconductor lattice by possessing fewer valence electrons than the host material |
| Introduce excess electrons that can move through the material | Create holes that can also carry a charge |
| Introduce energy levels within the band gap near the conduction band | Introduce energy levels near the valence band |
| Elements found in group V of the periodic table commonly function as donor impurities | Elements in group III usually serve as acceptor impurities |

**Periodic table of the elements**

Electrons in shells: 2, 8, 18,....

Legend:
- Alkali metals
- Alkaline-earth metals
- Transition metals
- Other metals
- Other nonmetals
- Halogens
- Noble gases
- Rare-earth elements (21, 39, 57–71) and lanthanoid elements (57–71 only)
- Actinoid elements



- **P type semiconductor** (holes) is doped with B, Al, or In; 3 el in Outermost valence shell
- **N type seminconductor** (electrons) is doped with P, As, Sb (antimony) 5 el in outermost valence shell

*Numbering system adopted by the International Union of Pure and Applied Chemistry (IUPAC).  © Encyclopædia Britannica, Inc.

# Silicon Semiconductor - Group 4 in Periodic Table



**Figure 3.1** Two-dimensional representation of the silicon crystal. The circles represent the inner core of silicon atoms, with +4 indicating its positive charge of $+4q$, which is neutralized by the charge of the four valence electrons. Observe how the covalent bonds are formed by sharing of the valence electrons. At 0 K, all bonds are intact and no free electrons are available for current conduction.

# Donor Impurity – n type – Group 5



**Figure 3.3** A silicon crystal doped by a pentavalent element. Each dopant atom donates a free electron and is thus called a donor. The doped semiconductor becomes *n* type.

# Acceptor Impurity – p type – Group 3



**Figure 3.4** A silicon crystal doped with boron, a trivalent impurity. Each dopant atom gives rise to a hole, and the semiconductor becomes *p* type.

# pn junction

Concepts of:

Diffusion
Depletion Region
Barrier Potential
Junction Voltage
Equilibrium State



**Figure 3.9** (a) The *pn* junction with no applied voltage (open-circuited terminals). (b) The potential distribution along an axis perpendicular to the junction.

# Bias voltage in pn junction



Figure 3.11 The *pn* junction in: (a) equilibrium; (b) reverse bias; (c) forward bias.

# Basic Diode Shockley Equations

It can be demonstrated through the use of solid-state physics that the general characteristics of a semiconductor diode can be defined by the following equation, referred to as Shockley's equation, for the forward- and reverse-bias regions:

$$I_D = I_s(e^{V_D/nV_T} - 1) \quad \text{(A)} \qquad\qquad (1.2)$$

where    $I_s$ is the reverse saturation current
               $V_D$ is the applied forward-bias voltage across the diode
               $n$ is an ideality factor, which is a function of the operating conditions and physical construction; it has a range between 1 and 2 depending on a wide variety of factors ($n = 1$ will be assumed throughout this text unless otherwise noted).

The voltage $V_T$ in Eq. (1.1) is called the *thermal voltage* and is determined by

$$V_T = \frac{kT_K}{q} \quad \text{(V)} \qquad\qquad (1.3)$$

where    $k$ is Boltzmann's constant $= 1.38 \times 10^{-23}$ J/K
               $T_K$ is the absolute temperature in kelvins $= 273 +$ the temperature in °C
               $q$ is the magnitude of electronic charge $= 1.6 \times 10^{-19}$ C

# Diode i-v characteristics

## diode i-v characteristic

The ideal diode equation: $i_D = I_S \left[ \exp\left(\frac{v_D}{kT/q}\right) - 1 \right]$

$i_d$

$+$

$v_d$

$-$

where $i_D$ is the diode current and $v_D$ voltage across the diode. As stated earlier, the relationship is extremely non-linear, and it will cause us a some grief when analyzing diodes. But the non-linear behavior offers opportunities for new applications.

- $I_S$ is the current parameter of the diode, often known as the *saturation current* or *scale current*. It is like "*R*" for a resistor. Each diode will have a unique value for $I_S$. A typical value is $I_S \approx 10^{-14}$ A.

- $kT/q$ is the *thermal voltage*. $k$ is Boltzmann's constant (recall thermodynamics from physics) with a value of $1.38 \times 10^{-23}$ J/K. $T$ is the absolute temperature of the diode, expressed in kelvin (K). Then the product $kT$ is the thermal energy and represents the average energy of an electron in the semiconductor. If we divide the electron the electron charge — $q = 1.6 \times 10^{-19}$ C — we get the thermal voltage. At 300 K ($= 27°C$, approximately room temperature), $kT/q = 25.8$ mV.

# Semiconductor Equations 1

**Table 3.1** Summary of Important Equations

| Quantity | Relationship | Values of Constants and Parameters (for Intrinsic Si at $T = 300$ K) |
|---|---|---|
| Carrier concentration in intrinsic silicon (cm$^{-3}$) | $n_i = BT^{3/2}e^{-E_g/2kT}$ | $B = 7.3 \times 10^{15}$ cm$^{-3}$K$^{-3/2}$ <br> $E_g = 1.12$ eV <br> $k = 8.62 \times 10^{-5}$ eV/K <br> $n_i = 1.5 \times 10^{10}$/cm$^3$ |
| Diffusion current density (A/cm$^2$) | $J_p = -qD_p \dfrac{dp}{dx}$ <br> $J_n = qD_n \dfrac{dn}{dx}$ | $q = 1.60 \times 10^{-19}$ coulomb <br> $D_p = 12$ cm$^2$/s <br> $D_n = 34$ cm$^2$/s |
| Drift current density (A/cm$^2$) | $J_{drift} = q(p\mu_p + n\mu_n)E$ | $\mu_p = 480$ cm$^2$/V·s <br> $\mu_n = 1350$ cm$^2$/V·s |
| Resistivity ($\Omega$·cm) | $\rho = 1/[q(p\mu_p + n\mu_n)]$ | $\mu_p$ and $\mu_n$ decrease with the increase in doping concentration |

| Relationship between mobility and diffusivity | $\dfrac{D_n}{\mu_n} = \dfrac{D_p}{\mu_p} = V_T$ | $V_T = kT/q \simeq 25.9$ mV |
|---|---|---|
| Carrier concentration in $n$-type silicon (cm$^{-3}$) | $n_{n0} \simeq N_D$ <br> $p_{n0} = n_i^2/N_D$ | |
| Carrier concentration in $p$-type silicon (cm$^{-3}$) | $p_{p0} \simeq N_A$ <br> $n_{p0} = n_i^2/N_A$ | |
| Junction built-in voltage (V) | $V_0 = V_T \ln\left(\dfrac{N_A N_D}{n_i^2}\right)$ | |
| Width of depletion region (cm) | $\dfrac{x_n}{x_p} = \dfrac{N_A}{N_D}$ <br> $W = x_n + x_p$ <br> $= \sqrt{\dfrac{2\epsilon_s}{q}\left(\dfrac{1}{N_A} + \dfrac{1}{N_D}\right)(V_0 + V_R)}$ | $\epsilon_s = 11.7\epsilon_0$ <br> $\epsilon_0 = 8.854 \times 10^{-14}$ F/cm |

Ref: Electronics book by

Sedra / Smith

# Semiconductor Equations 2

**Table 3.1** *continued*

| Quantity | Relationship | Values of Constants and Parameters (for Intrinsic Si at $T = 300$ K) |
|---|---|---|
| Charge stored in depletion layer (coulomb) | $Q_J = q\dfrac{N_A N_D}{N_A + N_D} A W$ | |
| Forward current (A) | $I = I_p + I_n$  $I_p = A q n_i^2 \dfrac{D_p}{L_p N_D}\left(e^{V/V_T} - 1\right)$  $I_n = A q n_i^2 \dfrac{D_n}{L_n N_A}\left(e^{V/V_T} - 1\right)$ | |
| Saturation current (A) | $I_S = A q n_i^2 \left(\dfrac{D_p}{L_p N_D} + \dfrac{D_n}{L_n N_A}\right)$ | |
| I–V relationship | $I = I_S\left(e^{V/V_T} - 1\right)$ | |

| | | |
|---|---|---|
| Minority-carrier lifetime (s) | $\tau_p = L_p^2/D_p \qquad \tau_n = L_n^2/D_n$ | $L_p, L_n = 1\,\mu m$ to $100\,\mu m$  $\tau_p, \tau_n = 1$ ns to $10^4$ ns |
| Minority-carrier charge storage (coulomb) | $Q_p = \tau_p I_p \qquad Q_n = \tau_n I_n$  $Q = Q_p + Q_n = \tau_T I$ | |
| Depletion capacitance (F) | $C_{j0} = A\sqrt{\left(\dfrac{\epsilon_s q}{2}\right)\left(\dfrac{N_A N_D}{N_A + N_D}\right)\dfrac{1}{V_0}}$  $C_j = C_{j0}\Big/\left(1 + \dfrac{V_R}{V_0}\right)^m$ | $m = \dfrac{1}{3}$ to $\dfrac{1}{2}$ |
| Diffusion capacitance (F) | $C_d = \left(\dfrac{\tau_T}{V_T}\right) I$ | |

# Junction Capacitance

This capacitance, called the transition ($C_T$), barriers, or depletion region capacitance, is determined by

$$C_T = \frac{C(0)}{(1 + |V_R/V_K|)^n}$$

**(1.9)**

where $C(0)$ is the capacitance under no-bias conditions and $V_R$ is the applied reverse bias potential. The power $n$ is ½ or ⅓ depending on the manufacturing process for the diode.



**FIG. 1.33**

*Transition and diffusion capacitance versus applied bias for a silicon diode.*

# Diode Calculation

**Example 3.1**

Determine the built-in potential, depletion width, and zero-bias depletion capacitance for an $n^+$–$p$ Si diode at 300 K, with $N_d = 10^{18}$ cm$^{-3}$, $N_a = 10^{16}$ cm$^{-3}$, and a junction area of $10^{-5}$ cm$^2$.

**Solution.** The built-in potential is

$$V_{bi} = \frac{kT}{q} \ln\left(\frac{N_a N_d}{n_i^2}\right) = (0.0259 \text{ V}) \ln\left(\frac{(10^{16} \text{ cm}^{-3})(10^{18} \text{ cm}^{-3})}{(1.45 \times 10^{10} \text{ cm}^{-3})^2}\right) = 0.816 \text{ V}.$$

*Diodes* 67

The depletion width is almost entirely on the p-type side and is

$$W = \sqrt{\frac{2\varepsilon_s V_{bi}}{q N_a}} = \sqrt{\frac{2(11.9)(8.85 \times 10^{-14} \text{ F/cm})(0.816 \text{ V})}{(1.602 \times 10^{-19} \text{ C})(10^{16} \text{ cm}^{-3})}}$$

$$= 0.33 \times 10^{-4} \text{ cm} = 0.33 \text{ μm}.$$

The zero-bias depletion capacitance is

$$C_T = \frac{\varepsilon_s A}{W} = \frac{(11.9)(8.85 \times 10^{-14} \text{ F/cm})(10^{-5} \text{ cm}^2)}{0.33 \times 10^{-4} \text{ cm}} = 0.32 \times 10^{-12} \text{ F} = 0.32 \text{ pF}.$$

# Semiconductor Fabrication Processing

# Wafer, Chip and Packaging – all together

## From Chip Design to Chip Fabrication



**FIGURE 4.** Toshiba 1-kb SRAMs. (a) Chip photograph. (b) Package and wafer photographs.

# Chip Manufacturing Process Stages



**FIGURE 1.12 The chip manufacturing process.** After being sliced from the silicon ingot, blank wafers are put through 20 to 40 steps to create patterned wafers (see Figure 1.13). These patterned wafers are then tested with a wafer tester, and a map of the good parts is made. Then, the wafers are diced into dies (see Figure 1.9). In this figure, one wafer produced 20 dies, of which 17 passed testing. (X means the die is bad.) The yield of good dies in this case was 17/20, or 85%. These good dies are then bonded into packages and tested one more time before shipping the packaged parts to customers. One bad packaged part was found in this final test.

Silicon Crystal

Polishing

Deposition

Lithography

Wire Bond

Dice

Ion Implant

Etching

Package and Assembly the Chip

Single-step process

Multi-step process

# Go over Different Stages of Chip Manufacturing

- Wafer Production
- Photolithography
- Etching
- Ion Beam Implantation
- Oxidation
- Diffusion
- Epitaxial Growth
- Metallization
- Bonding
- Packaging

# Silicon Wafer Manufacturing

A silicon wafer is the foundation for the semiconductor.
Most wafers are made of silicon extracted from sand.
Here are the steps involved:
1. First, sand is heated until it melts into a high purity liquid and then gets solidified by crystallization.
2. The resultant silicon rod is called an ingot. These ingots are sliced into a disc thinly sliced wafers.
3. The surface of sliced wafers is rough and contains defects. So polishing machines are used to polish the surface of the wafer.
4. A wafer made this way is the main material for semiconductors. The larger the diameter of a wafer is to allow
the greater the number of chips that can be produced.



## Czochralski Process

- This method is used to produce single crystals of silicon for electronic wafers.
- A seed crystal is dipped in molten silicon and rotated.
- The seed crystal is withdrawn slowly while silicon adheres to the seed crystal and grows as a single crystal.

Figure 4.13

Silicon Wafer

# Oxidation on Wafer Surface

The silicon wafer manufactured in step 1 is not yet conductive. It will later through a process to make the wafers semiconductive.

First, wafers go through the oxidation process. Oxygen or water vapor is sprayed on the wafer surface to form a uniform oxide film.

This oxide film protects the wafer surface during the subsequent processes and also blocks current leakage between circuits. The film acts as a strong protective shield.

Now the foundation for semiconductor is ready.



**Dry Process** → $Si_{(s)} + O_{2(g)} \longrightarrow SiO_{2(s)}$

**Wet Process** → $Si_{(s)} + 2H_2O_{(g)} \rightarrow SiO_{2(s)} + 2H_{2(g)}$

Silicon Wafer Oxidation Process

www.electronicsandyou.com

# Photolithography Drawing

Next step is to draw a circuit design onto a wafer which is called the photolithography process. It is also called "photo" for short because it is similar to developing a photo taken on a film camera with semiconductors.
A photo mask functions as the film. A photo mask is a glass substrate with a computer designed circuit pattern.

In order to draw the circuit on the wafer, the photoresist, a material that responds to light is applied thinly and evenly on the oxide film previously placed on the wafer.
Now, when light transfers the patterned photo mask, the circuit is drawn on the wafer surface. Just like developing a photo, a circuit pattern is imprinted on the wafer by spraying, developer and removing unlit areas from the areas that are exposed to light.



Photolithography and etch

# Etching to get printed patterns

To remove unnecessary materials from the wafer surface so that only the design pattern remains.
This is done using a liquid or gas etching technique. All unnecessary materials are selectively removed to draw the desired design.

•**Wet Etching**: When chemical solutions are used for etching, it is called wet etching.

•**Dry Etching**: When gas or plasma is used, it is called dry etching.

The photolithography process and the etching process are repeated several times on the wafer layer by layer. Here, an insulating film that separates and protects the stacked circuits is required. It is called a thin film. The process is very similar to manufacturing a Multilayer PCB.



Mask
Material to etch
Si-substrate

Undercut

No Undercut

**Isotropic**: etches equally in all directions

**Anisotropic**: etches at different rates in different directions

**Wafer Etching Process**

www.electronicsandyou.com

# Ion Implantation, Diffusion and Deposition

Coating the thin film at a desired molecular or atomic level onto a wafer is called deposition. Since the coating is so thin, precise and sophisticated technology is required to uniformly apply the thin film on a wafer to give the semiconductor electrical characteristics.
Ion implantation is also required.

A semiconductor made of silicon does not conduct electricity but adding impurities. It conducts current and has conductive properties.

In summary, through the wafer manufacturing, oxidation, photolithography, etching, deposition and ion implementation processes the wafer becomes conductive and numerous circuits are drawn on it.

# CVD and PVD

## Chemical Vapor Deposition (CVD)

This method allows for the deposition of thin films on semiconductor wafers. By enabling the controlled deposition of materials, it helps to enhance the performance and functionality of semiconductor microchips.

This process involves introducing a gas or vapor into a vacuum chamber containing a substrate. Through a thermal or plasma-assisted process, the gas or vapor reacts with the substrate to form a solid thin film. The thickness of the film can be regulated by varying the deposition time and the concentration of the gas or vapor.

## Physical Vapor Deposition (PVD)

By enabling the deposition of thin films on substrates. It is particularly important in the production of semiconductor microchips and various compound semiconductors, which require precise control over material properties and layer thickness.

The process begins with heating a solid material, like metal or alloy, which causes it to vaporize and form a plasma of ions and neutral particles.

This plasma is then directed towards a substrate made of glass, metal, or semiconductor material, where the ions and particles in the plasma condense and form a thin film. The thickness of the film can be controlled by adjusting the deposition time and the rate of material vaporization.

# Metal Interconnects Layers

It is a process that allows electricity to flow by depositing a thin metal film using materials such as aluminum, titanium or tungsten so that electricity can pass through the semiconductor wells.

•*Though Copper conducts electricity with about 40 percent less resistance than aluminum, it is avoided in the semiconductor manufacturing process.*

•*Copper is considered as semiconductor killer. It rapidly diffuses into silicon and changes its' electrical properties that can prevent the transistors from functioning.*

•*Aluminum is the most common material for metal interconnects in semiconductor chips. This metal adheres well to the oxide layer (silicon dioxide) and is easily workable.*



Metal Interconnect in Semiconductor

www.electronicsandyou.com

# Packaging

This is the last process, the packaging process. The wafer completed through the previous steps are cut into individual semiconductor chips that can be loaded on an electronic semiconductor device.

An individual chip must have a path to exchange electrical signals with the outside and have a form to protect it from various external elements.

The wafer is cut into individual chips and the diced or saw chips are placed on the PCB board.

In the bonding step, the contact point of the semiconductor chip placed on a substrate is connected with the contact point of the substrate. Then molding finishes the chip package to its desired shape.

After final test, sealing and labeling the product name, the semiconductor chip we commonly see is completed.

# Wafer Sawing Dicing

## Wafer Sawing(Dicing Saw)

- Process by which individual silicon chips (die) are separated from each other on the wafer.
- Get the wafer cut per each lines with the D.I(De-ionized) water to prevent any electrostatic issue or contamination.

# Die Bonding

## Die Attach(Die Bonding)

- Attach the die onto the lead frame by using the Epoxy adhesive or solder.



Epoxy Dispensing      Die Pick-up      Die Placing

› Epoxy or solder is dispensed in the die flag area of the lead frame in a specified pattern (usually star) followed by a pick and place process that removes the die from the tape carrier and places it over the dispensed epoxy.

# Wire Bonding

## Wire Bonding

- The electrical connection between die and lead frame with the use of the Gold, Copper, Aluminum wires.



2nd bonding

1st bonding

CMOS Chip with 4 Metal Layers

Hong Xiao, Ph. D.

# Die Yield

# Silicon Crystal, Wafers and Defects



**FIGURE 1.50**

Effect of die size on yield. Both wafers have the same number and distribution of defects. For wafer (a) the yield is 81%, whereas for wafer (b) the yield is 92%.

The yield is a function of the wafer defect density and the die size. Assuming that a single defect results in a nonworking circuit, larger die* will result in a lower yield, even for the same defect density and distribution, as shown in Figure 1.50. The identically sized wafers have the same number and distribution of defects. The wafer on the left has 7 bad die out of a total of 37; the yield is 30/37, or 81%. The wafer on the right with a smaller die size also has 7 bad die, but the yield is 81/88, or 92%. A yield of 92% is economically viable, but 81% is probably not.

## Dies per Wafer

$$\text{Dies per wafer} = \frac{\pi \times (\text{Wafer diameter}/2)^2}{\text{Die area}} - \frac{\pi \times \text{Wafer diameter}}{\sqrt{2 \times \text{Die area}}}$$

# Die yield and Cost

## Recurring Costs

$$\text{Variable cost} = \frac{\text{cost of die} + \text{cost of test} + \text{cost of packaging}}{\text{final test yield}}$$

$$\text{Die cost} = \frac{\text{Wafer cost}}{\text{Dies per wafer} \times \text{Die yield}}$$

$$\text{Dies per wafer} = \frac{\pi \times (\text{wafer diameter}/2)^2}{\text{die area}} - \frac{\pi \times \text{wafer diameter}}{\sqrt{2 \times \text{die area}}}$$



$$\text{die yield} = \left(1 + \frac{\text{defects per unit area} \times \text{die area}}{\alpha}\right)^{-\alpha}$$

# Die Yield

$$\text{die yield} = \left(1 + \frac{\text{defects per unit area} \times \text{die area}}{\alpha}\right)^{-\alpha} \tag{1.4}$$

$\alpha$ is a parameter that depends upon the complexity of the manufacturing process, and is roughly proportional to the number of masks. $\alpha = 3$ is a good estimate for today's complex CMOS processes. The defects per unit area is a measure of the material and process induced faults. A value between 0.5 and 1 defects/cm$^2$ is typical these days, but depends strongly upon the maturity of the process.

---

**Example 1.3 Die Yield**

Assume a wafer size of 12 inch, a die size of 2.5 cm$^2$, 1 defects/cm$^2$, and $\alpha = 3$. Determine the die yield of this CMOS process run.

The number of dies per wafer can be estimated with the following expression, which takes into account the lost dies around the perimeter of the wafer.

$$\text{dies per wafer} = \frac{\pi \times (\text{wafer diameter}/2)^2}{\text{die area}} - \frac{\pi \times \text{wafer diameter}}{\sqrt{2} \times \text{die area}}$$

This means 252 (= 296 - 44) potentially operational dies for this particular example. The die yield can be computed with the aid of Eq. (1.4), and equals 16%! This means that on the average only 40 of the dies will be fully functional.

---

# Dies per Wafer Example

Now, 8-inch (diameter) wafer is manufactured, each die is 1 cm², please use the following equations to calculate: 1) the number of dies per wafer (1 inch = 2.54 cm); 2) per die cost, assume Yield (Y) is 80% and one wafer cost is $1,000.

$$Y = \frac{\text{No. of good chips per wafer}}{\text{Total number of chips per wafer}} \times 100\% \qquad (1)$$

$$\text{Die cost} = \frac{\text{Wafer cost}}{\text{Dies per wafer} \times \text{Die yield}} \qquad (2)$$

$$\text{Dies per wafer} = \frac{\pi \times (\text{wafer diameter}/2)^2}{\text{die area}} - \frac{\pi \times \text{wafer diameter}}{\sqrt{2 \times \text{die area}}} \qquad (3)$$

# CMOS Building Blocks

# Basic CMOS building blocks



**FIGURE 1.9** nMOS transistor (a) and pMOS transistor (b)

# Transistors as switches



**FIGURE 1.10** Transistor symbols and switch-level models

# Different views of chip design



**FIGURE 1.34** Inverter cross-section with well and substrate contacts. Color version on inside front cover.

# Domains of VLSI chip design

## 1.6.3 Behavioral, Structural, and Physical Domains

An alternative way of viewing design partitioning is shown with the Y-chart shown in Figure 1.48 [Gajski83, Kang03]. The radial lines on the Y-chart represent three distinct design domains: behavioral, structural, and physical. These domains can be used to describe the design of almost any artifact and thus form a general taxonomy for describing



**FIGURE 1.48** Y Diagram (Reproduced from [Kang03] with permission of The McGraw-Hill Companies.)

[5]Some designers refer to both units and functional blocks as *modules*.

# Readings

- Chapter 1

- Textbook 3$^{rd}$ Edition, CMOS VLSI Design A Circuits and Systems Perspective, Weste and Harris