

# CS/EE 320 Computer Organization and Assembly Language Spring 2025


**Lecture 6**

**Shahid Masud**

- Identify Assembly Language Instruction from Machine code
- Register files and Memory Access
- Addressing Constraints in R and I Type MIPS Instructions
- Calculating Addresses in Different types of Instructions
- Some Examples of Converting Assembly to Machine Code and vice versa
- Quiz 1 Today

What does the processor do?

1. Load the instruction from memory
2. Determine what operation to perform
3. Find out where the data is located
4. Perform the operation
5. Determine the next instruction
6. Repeat this process over and over



# Register Convention in MIPS Assembly




Register No.	Name	Usage
0	\$zero	Constant Value 0
1	\$at	Reserved for Assembler use
2 – 3	\$v0 - \$v1	Values for results and expression evaluation
4 – 7	\$a0 - \$a3	arguments
8 – 15	\$t0 - \$t7	Temporary storage
16 – 23	\$s0 – \$s7	Saved
24 – 25	\$t8 - \$t9	More temporary storage
28	\$gp	Global pointer
29	\$sp	Stack pointer
30	\$fp	Frame pointer
31	\$ra	Return address

## Few Special Registers:

- PC (Program Counter)
- Hi and Lo results of Multiplication
- FP Floating Point
- Control Registers for Error and Exception Status

# Load / Store Architecture

- MIPS is a **Load/Store Register File** machine
  - Instructions **compute only on data in the Register File**
  - Example:
    - **add R3, R2, R1**
    - all data needs to be in the Register File
  - But we only have 32 registers in the Register File
    - Clearly not enough for a big program
- Most data is stored in **memory** (large, but slow)
- Need to **transfer the data to the Register File** to use it
  - **Load**: load data from memory to the Register File (lw instruction)
  - **Store**: store data to the memory from the Register File (sw instruction)



- MIPS is Characterized by **Load Store Architecture**
- MIPS has a **Word Aligned Memory Access**
- MIPS has a **'Big Endian'** Register to Memory transfer

# Starting with MIPS Instructions



- General 3-operand format:

– *op* *dest*, *src1*, *src2*

*dest*  $\leftarrow$  *src1* *op* *src2*

*dest*, *src1*,  
*src2* are  
registers

- Addition

– *add* *a*, *b*, *c*

*a*  $\leftarrow$  *b* + *c*

– *addi* *a*, *b*, *12*

*a*  $\leftarrow$  *b* + *12*

The “i” in  
*addi* is for  
immediate

- Subtraction

– *sub* *a*, *b*, *c*

*a*  $\leftarrow$  *b* - *c*

- Complex: *f* = (*g* + *h*) - (*i* + *j*)

– *add* *t0*, *g*, *h*

*t0*  $\leftarrow$  *g* + *h*

– *add* *t1*, *i*, *j*

*t1*  $\leftarrow$  *i* + *j*

– *sub* *f*, *t0*, *t1*

*f*  $\leftarrow$  *t0* - *t1*

Complex operations  
generate many  
instructions  
with temporary values.



# Three main types of MIPS Instructions

## Data Operations

- Arithmetic (add, sub, ...)
- Logical (and, nor, xor, ...)

## Data Transfer

- Load (mem to reg, ...)
- Store (reg to mem, ...)

## Sequencing / Control

- Branch (conditional, =0, ...)
- Jump (unconditional, ...)

Function	Instruction	Effect
add	add R1, R2, R3	$R1 = R2 + R3$
sub	sub R1, R2, R3	$R1 = R2 - R3$
add immediate	addi R1, R2, 145	$R1 = R2 + 145$
multiply	mult R2, R3	hi, lo = $R1 * R2$
divide	div R2, R3	low = $R2/R3$ , hi = remainder
and	and R1, R2, R3	$R1 = R2 \& R3$
or	or R1, R2, R3	$R1 = R2   R3$
and immediate	andi R1, R2, 145	$R1 = R2 \& 143$
or immediate	ori R1, R2, 145	$R1 = R2   145$
shift left logical	sll R1, R2, 7	$R1 = R2 \ll 7$
shift right logical	srl R1, R2, 7	$R1 = R2 \gg 7$
load word	lw R1, 145(R2)	$R1 = \text{memory}[R2 + 145]$
store word	sw R1, 145(R2)	$\text{memory}[R2 + 145] = R1$
load upper immediate	lui R1, 145	$R1 = 145 \ll 16$
branch on equal	beq R1, R2, 145	if ( $R1 == R2$ ) go to $PC + 4 + 145 * 4$
branch on not equal	bne R1, R2, 145	if ( $R1 != R2$ ) go to $PC + 4 + 145 * 4$
set on less than	slt R1, R2, R3	if ( $R2 < R3$ ) $R1 = 1$ , else $R1 = 0$
set less than immediate	slti R1, R2, 145	if ( $R2 < 145$ ) $R1 = 1$ , else $R1 = 0$
jump	j 145	go to 145
jump register	jr R31	go to R31
jump and link	jal 145	$R31 = PC + 4$ ; go to 145





- **Instruction fields**
  - **op**: operation code (opcode)
  - **rs**: first source register number
  - **rt**: second source register number
  - **rd**: destination register number
  - **shamt**: shift amount
  - **funct**: function code (extends opcode)

# Register numbering for R type instructions

register	assembly name	Comment
r0	\$zero	Always 0
r1	\$at	Reserved for assembler
r2-r3	\$v0-\$v1	Stores results
r4-r7	\$a0-\$a3	Stores arguments
r8-r15	\$t0-\$t7	Temporaries, not saved
r16-r23	\$s0-\$s7	Contents saved for use later
r24-r25	\$t8-\$t9	More temporaries, not saved
r26-r27	\$k0-\$k1	Reserved by operating system
r28	\$gp	Global pointer
r29	\$sp	Stack pointer
r30	\$fp	Frame pointer
r31	\$ra	Return address

# R Format Instruction Example



op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

**add \$t0, \$s1, \$s2**

special	\$s1	\$s2	\$t0	0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

**$00000010001100100100000000100000_2 = 02324020_{16}$**

- E.g., program has variables  $x=1$ ,  $y=4$ ,  $f=3$ , etc.
- First way: First load all constants into registers:
  - Not so many registers
  - Instructions Cycles are wasted
- Second way: Use 'i' instructions such as `addi`, `subi` where a constant can be made part of instruction:
- E.g. `addi R29, R29, 4`
- But R type instructions do not have so many bits in each field
- Solution: Use I type instructions with immediate data value

# Some examples of R type instructions from MIPS reference sheet



- Immediate arithmetic and load/store instructions
  - **rt**: destination or source register number
  - Constant:  $-2^{15}$  to  $+2^{15} - 1$
  - Address: offset added to base address in **rs**

# I Type MIPS Instruction Example



## Instructions with Immediate Data Type

Example: Determine Machine code for this  
Assembly Language Instruction:

**lw        \$t0,    1002(\$s2) ; load word into \$t0**

op	rs	rt	16 bit constant offset
100011	10010	01000	0000001111101010

**Control module in CPU tells the ALU to take first operand from Register file and the second operand from the Instruction (available in IR register)**

**The 16 bit Offset in I type instructions can refer to 'Data' or 'Address'. Both are treated separately**



- Instructions for bitwise manipulation

Operation	C	Java	MIPS
Shift left	<<	<<	sll
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor

- Useful for extracting and inserting groups of bits in a word



- shamt: how many positions to shift
- Shift left logical
  - Shift left and fill with 0 bits
  - `sll` by  $i$  bits multiplies by  $2^i$
- Shift right logical
  - Shift right and fill with 0 bits
  - `srl` by  $i$  bits divides by  $2^i$  (unsigned only)

- Useful to mask bits in a word
  - Select some bits, clear others to 0

and \$t0, \$t1, \$t2

\$t2	0000 0000 0000 0000 0000 1101 1100 0000
\$t1	0000 0000 0000 0000 0011 1100 0000 0000
\$t0	0000 0000 0000 0000 0000 1100 0000 0000

- Useful to include bits in a word
  - Set some bits to 1, leave others unchanged

or \$t0, \$t1, \$t2

\$t2	0000 0000 0000 0000 0000 1101 1100 0000
\$t1	0000 0000 0000 0000 0011 1100 0000 0000
\$t0	0000 0000 0000 0000 0011 1101 1100 0000

- Useful to invert bits in a word
  - Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction
  - $a \text{ NOR } b == \text{NOT} (a \text{ OR } b)$

```
nor $t0, $t1, $zero
```



Register 0: always  
read as zero



\$t1    0000 0000 0000 0000 0011 1100 0000 0000

\$t0    1111 1111 1111 1111 1100 0011 1111 1111

# Evaluating PC from Immediate Address



- The address provided by Jump Instruction can be '26 bits'
- The address provided by Branch (bne, beq) Instruction can be '16 bits'
- But all registers and memory addresses are 32 bits: So,



# MIPS Instruction Formats Summary



Name	Fields						Comments
Field Size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All instr are 32 bits long
R Format	op	rs	rt	rd	shamt	funct	Arithmetic Instructions
I Format	Op	rs	rt	Address / Immediate			Transfer, Branch Instructions
J Format	Op	Target address					Jump Instructions



# Converting Machine Code to Assembly



What is the Assembly Language corresponding to this machine code instruction:

**00 af 80 20 Hex**

Step 1: Find the Operation fields to determine R, I or J type instruction

First 6 bits from MSB side are all '000000' hence this is R type instruction

op	rs	rt	rd	shamt	funct
000000	00101	01111	10000	00000	100000

Bits 5 – 3 are '100' and bits 2 – 0 are '000'

Look up the Funct field in instructions, this is an 'add' instruction

Value in **rs field** is '5', **rt field** is '15' and **rd field** is '16'

This corresponds to registers '\$a1', '\$t7' and '\$s0' in register file; Verify from table

=> full assembly language instruction is:

**add    \$s0,    \$a1,    \$t7; Check register numbering from the table**

- Chapter 2 of P&H Textbook