

# CS/EE 320 Computer Organization and Assembly Language Spring 2024



**Lecture 5**

**Shahid Masud**

# Topics

- Basic Working of Von-Neumann Stored Program Computer
- Registers Available Inside CPU: **MBR, MAR, IR, AC, PC**, etc.
- Instruction Execution Cycle Simple – Fetch, Decode, Execute
- Detailed Instruction Execution Cycle with Operand Fetch and Storage of Results, Sequential Processing
- Introducing Assembly Language Instructions
- QUIZ 1

# Basic Computer Operations





# Features of Von-Neuman Architecture

- Data and Instructions are stored in a single read / write Memory
- Contents of Memory are Addressable by Location Address irrespective of stored Contents
- Execution of program occurs in a Sequential Fashion unless Modified through Branch instructions

# Essential Registers in a CPU

CPU with Registers




**Purpose of CPU registers?**

## REGISTERS IN CPU

ABBREVIATION	FULL NAME
<b>PC</b>	Program Counter
<b>IR</b>	Instruction Register
<b>ALU</b>	Arithmetic Logic Unit
<b>ACC</b>	Accumulator
<b>MAR</b>	Memory Address Register
<b>MBR</b>	Memory Buffer Register
<b>I/O AR</b>	I/O Address Register
<b>I/O BR</b>	I/O Buffer Register

Buffer = temporary storage


# PC, IR and AC Registers



# Typical Actions by CPU

- CPU Actions fall in **four categories**:
  - Processor – Memory data movement
  - Processor – I/O data movement
  - Data Processing using ALU
  - Control operation to alter the sequence of program execution

# Basic Instruction Cycle




- The instruction fetch and execute is repeated until the end of program
- Execution may involve several operations depending upon nature of instruction



# Instruction Cycle State Diagram

Proc  $\leftrightarrow$  Mem  
Proc  $\leftrightarrow$  I/O  
Operations



Internal CPU  
Operations

Q: Why does Operand Address Calculation appear twice in state diagram:  
A: A single instruction may require read, write or both operations

# Instruction Execution Steps


- PC gives address of instr to be fetched from memory.
- After fetching, the instruction op code is decoded. The processor identifies number of operations. If operand is needed from memory, then its address is calculated.
- Operand fetching process is repeated until all operands are fetched from memory.
- Data operation is performed in ALU and result is produced in ACC.
- If the result is stored in a register than instruction ends here.
- If the destination of result is in memory then destination address is calculated and result moved to memory.
- In tandem, the PC is incremented by '1' (or 4?) to determine address of next instruction.
- Instruction cycle is repeated for further instructions.




# An Example of Program Execution Cycle




Step 1




Step 2




Step 3




Step 4



Step 5



Step 6




## Sequence of Operation

Opcode determines that  
AC is to be loaded from memory  
Then ADD instruction  
Then AC stored in location 941  
? CPU needs more than one  
Register to store second operand

# How an Assembly Instruction is Formed?

As an example:



**What happens with the full range of Address or Data ?**

Answer: Different Addressing Modes

# Readings

- Chapter 2 of P&H Textbook