# CSEE 3827: Fundamentals of Computer Systems, Spring 2011

9. Single Cycle MIPS Processor

Prof. Martha Kim (<u>martha@cs.columbia.edu</u>)
Web: <a href="http://www.cs.columbia.edu/~martha/courses/3827/spl1/">http://www.cs.columbia.edu/~martha/courses/3827/spl1/</a>

# Outline (H&H 7.2-7.3)

- Single Cycle MIPS Processor
  - Datapath (functional blocks)
  - Control (control signals)
- Single Cycle Performance

#### Microarchitecture

Application Software	programs	<ul> <li>Microarchitecture: an implementation of a particular architecture</li> </ul>
Operating Systems	device drivers	Multiple implementations for a single architecture
Architecture	instructions registers	• Multiple implementations for a single architecture
Micro- architecture	datapaths controllers	<ul> <li>Single-cycle: Each instruction executes in a single cycle</li> </ul>
Logic	adders memories	Multi-cycle: Each instruction is broken up into a series
Digital Circuits	AND gates NOT gates	of shorter steps
Analog Circuits	amplifiers filters	<ul> <li>Pipelined: Each instruction is broken up into a series of steps; Multiple instructions execute at once</li> </ul>
Devices	transistors diodes	
Physics	electrons	

#### Our MIPS Processor


- We consider a subset of MIPS instructions:
  - R-type instructions: and, or, add, sub, slt
  - Memory instructions: lw, sw
  - Branch instructions: beq
- Later consider adding addi and j

#### Instruction Execution

- PC → instruction memory, fetch instruction
- Register numbers → register file, read registers
- Depending on instruction class:
  - Use ALU to calculate:
    - Arithmetic or logical result
    - Memory address for load/store
    - Branch target address
  - Access data for load/store
  - PC ← target address or PC + 4

#### MIPS State Elements


 Architectural state determines everything about a processor: PC, 32 registers, memory




## Single-Cycle Datapath: 1w fetch

• First consider executing 1w


• STEP 1: Fetch instruction






# Single-Cycle Datapath: 1w register read


• STEP 2: Read source operands from register file






# Single-Cycle Datapath: 1w immediate


• STEP 3: Sign-extend the immediate






#### Single-Cycle Datapath: 1w address

• STEP 4: Compute the memory address




## Single-Cycle Datapath: 1w memory read

• STEP 5: Read data from memory and write it back to register file




#### Single-Cycle Datapath: 1w PC increment

• STEP 6: Determine the address of the next instruction




# Single-Cycle Datapath: sw

Write data in rt to memory




#### Single-Cycle Datapath: R-type instructions

- Read from rs and rt
- Write ALUResult to register file
- Write to rd (instead of rt)




## Single-Cycle Datapath: beq


- Determine whether values in rs and rt are equal
- Calculate branch target address: BTA = (sign-extended immediate)x4 + (PC+4)




## Complete Single-Cycle Processor




#### Control Unit



#### ALU Interface and Implementation




#### Control Unit: ALU Decoder




#### Control Unit: Main Decoder

Instruction	<b>Op</b> 5:0	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemToReg	ALUOp <sub>1:0</sub>
R-type	000000							
lw	100011							
sw	101011							
beq	000100							




#### Single-Cycle Datapath Example: or



#### Extended Functionality: addi


No change to datapath



Instruction	<b>Op</b> 5:0	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemToReg	ALUOp <sub>1:0</sub>	
R-type	000000	1	1	0	0	0	0	1 0	
lw	100011	1	0	1	0	0	1	0 0	
sw	101011	0	х	1	0	1	x	0 0	
beq	000100	0	х	0	1	0	x	0 1	
addi	001000	1	0	1	0	0	0	0 0	

Copyright © 2007 Elsevier

## Extended Functionality: j




# Control Unit: Main Decoder with j

Instruction	<b>Op</b> <sub>5:0</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemToReg	ALUOp <sub>1:0</sub>	Jump
R-type	000000	1	1	0	0	0	0	1 0	0
lw	100011	1	0	1	0	0	1	0 0	0
sw	101011	0	X	1	0	1	х	0 0	0
beq	000100	0	X	0	1	0	Х	0 1	0
addi	001000	1	0	1	0	0	0	0 0	0
j	000010	0	X	X	X	0	X	хх	1

#### Review: Processor Performance

## Single-Cycle Performance

• Seconds/cycle (or Tc) is limited by the critical path (lw)



## Single-Cycle Performance

• Single-cycle critical path:

$$T_c = t_{pcq\_PC} + t_{mem} + \max(t_{RFread}, t_{sext} + t_{mux}) + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

- In most implementations, limiting paths are:
  - memory, ALU, register file
  - $T_c = t_{pcq\ PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup}$

## Single-Cycle Performance Example

Register clock-to-Q $t_{pcq}$ PC 30	
Register setup $t_{ m setup}$ 20	
Multiplexer $t_{ m mux}$ 25	
ALU $t_{\rm ALU}$ 200	
Memory read $t_{\rm mem}$ 250	
Register file read $t_{RF}$ read 150	
Register file setup $t_{RF}$ setup 20	

$$T_c = t_{pcq\_PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup}$$
  
=  $[30 + 2(250) + 150 + 25 + 200 + 20]$  ps  
= 925 ps

## Single-Cycle Performance Example

 For a program with 100 billion instructions executing on a single-cycle MIPS processor,

Execution Time = # instructions x CPI x TC

$$= (100 \times 109)(1)(925 \times 10-12 \text{ s})$$

= 92.5 seconds