Lecture 10 EE 421 / C\$ 425 Digital System Design

Fall 2023

Shahid Masud




Topics

- Metastability
- Synchronizers for capturing Asynchronous Inputs
- Signal Transfer with and without Clock
- Communication between modules in Complex Digital System
- Quiz 2 today



Objective – to reduce possible **Metastability** in capturing **Asynchronous** Input






Synchronizer Failure: When flipflop hangs in a Metastable State for a long time (indefinitely)


Normally, the flipflop output would settle to a stable 0 or 1 state after some time



Output Behaviour with Metastability



DFF is connected to produce metastability As setup time is violated



Eventually a stable state is reached

Problem occurs when flipflop is not stable within One clock period




Synchronizers

- Asynchronous inputs are problematic as their transitions are not predictable
- High speed digital circuits rely on synchronizers to create a time buffer for recovering from a metastable event; thus reducing the possibility that metastability will cause circuit to malfunction
- An asynchronous signal should be synchronized by one synchronizer only. If not, then multiple synchronized signals could be present in the system and one of these could be driven into metastable state



Asynchronous Inputs to a Synchronous Digital System






Synchronizer 1

Condition: The width of asynchronous input pulse is greater than period of the clock


Synchronizer is a multistage shift register



Reset Input 'R' is used as control to bring Synch_Out back to '0', as required




Timing Diagram – Synchronizer 1






Synchronizer 2

Condition: Width of the asynchronous input pulse is less than the period of the clock



Timing Diagram – Synchronizer 2






Circuits

- Having a completed Synchronous system is at times too challenging for a complex and fast digital system
- The limiting problem becomes how to distribute a single global clock without introducing intolerable clock skew
- The alternate is to partition the digital system into locally clocked pieces that communicate with each other using delay-insensitive signaling techniques (i.e. local clock for local communication)
- Each block proceeds at its own speed without the need for a global clock, synchronizing local communication whenever needed
- Usually a Request-Response Signalling method is employed



Data Reading across two Clock Domains



frequency of Clk1 is less than Clk2
Otherwise, the Synchronizer-2 is versatile and can be used here



Complex SoC

- Communication Signaling across modules at different clock speeds
- Self-timed circuits




Seil-limed and Speed Independent Circuits


- Having a completed Synchronous system is at times too challenging for a complex and fast digital system
- The limiting problem becomes how to distribute a single global clock without introducing intolerable clock skew
- The alternate is to partition the digital system into locally clocked pieces that communicate with each other using delay-insensitive signaling techniques (i.e. local clock for local communication)
- Each block proceeds at its own speed without the need for a global clock, synchronizing local communication whenever needed
- Usually a Request-Response Signaling method is employed



Request / Acknowledge Signaling


Independently clocked Subsystems








Synchronous Req / Ack Signaling





16


Synchronous Req with Wait Signaling



Slave can delay the Master by asserting Wait signal as it prepares the data and needs more clock cycles When the slave un-asserts Wait signal, it acknowledges that data is now available for the Master to read All interface signals are synchronized with Clock edge


Four Cycle Asynchronous Signaling

RTZ – Return to Zero Signaling with No Clock





Two Cycle Asynchronous Signaling





Self-Timed Circuits

- A self-timed circuit can determine on its own when a request has been serviced by mimicking the worst-case propagation delay path by using special logic to delay the request signal.
- This guarantees sufficient time to compute the correct output.

