

# CS/EE 320 Computer Organization and Assembly Language Spring 2024

Lecture 6
Shahid Masud

### **Topics**


- Identify Assembly Language Instruction from Machine code
- Register files and Memory Access
- Addressing Constraints in R and I Type MIPS Instructions
- Calculating Addresses in Different types of Instructions
- Some Examples of Converting Assembly to Machine Code and vice versa

## Walking through Program Execution



#### What does the processor do?

- 1. Load the instruction from memory
- 2. Determine what operation to perform
- 3. Find out where the data is located
- 4. Perform the operation
- 5. Determine the next instruction
- 6. Repeat this process over and over



## Register Convention in MIPS Assembly

Name	Register No.	Usage
\$zero	0	Constant Value 0
\$v0 - \$v1	2 – 3	Values for results and expression evaluation
\$a0 - \$a3	4 – 7	arguments
\$t0 - \$t7	8 – 15	Temporary storage
\$s0 – Ss7	16 – 23	Saved
\$t8 - \$t9	24 – 25	More temporary storage
\$gp	28	Global pointer
\$sp	29	Stack pointer
\$fp	30	Frame pointer
\$ra	31	Return address
\$at	1	Reserved for Assembler use


#### **Few Special Registers:**

- PC (Program Counter)
- Hi and Lo results of Multiplication
- FP Floating Point
- Control Registers for Error and Exception Status

### Load / Store Architecture




- MIPS is a Load/Store Register File machine
  - Instructions compute only on data in the Register File
  - Example:
    - add R3, R2, R1
    - all data needs to be in the Register File
  - But we only have 32 registers in the Register File
    - Clearly not enough for a big program
- Most data is stored in memory (large, but slow)
- Need to transfer the data to the Register File to use it
  - Load: load data from memory to the Register File (lw instruction)
  - Store: store data to the memory from the Register File (sw instruction)



### Word Aligned Memory Access





8 bits of data Byte Address 8 bits of data 1 byte = 8 bits

### **Word-aligned** view of memory

/ord	+	ascenses not handered	= 32 bits of data	
< '	8 bits of data	8 bits of data	8 bits of data	8 bits of data
ddress	8 bits of data	8 bits of data	8 bits of data	8 bits of data
8 8	8 bits of data	8 bits of data	8 bits of data	8 bits of data
12	8 bits of data	8 bits of data	8 bits of data	8 bits of data


Registers hold 32 bits of data (1 word Addresses are 32 bits of data (1 wor

- Most data in MIPS is handled in words not bytes
  - A word is 32 bits or 4 bytes
  - A word is the size of a register

Loading 1 word now fills a whole register!

What are last 2 bits of Word Addresses?

## Memory Address in Big Endian and Little Endian



### Register File and Memory Access in MIPS

MIPS is Characterized by Load Store Architecture

MIPS has a Word Aligned Memory Access

• MIPS has a 'Big Endian' Register to Memory transfer

For Ref: A "load-store" is a type of computer architecture in which arithmetic operations are performed using CPU registers, and communication between memory and registers requires separate "load" and "store" instructions

### Starting with MIPS Instructions



```
dest, src1,

    General 3-operand format:

                                                        src2 are
                              dest ← src1 op src2
    op dest, src1, src2
                                                       registers
  Addition
                                                   The "i" in
   - add a, b, c a \leftarrow b + c
                                                   addi is for
   - addi a, b, 12 a ← b + 12 -
                                                   immediate

    Subtraction

   sub a, b, c
                            a \leftarrow b - c
                                                    Complex operations
  Complex: f = (g + h) - (i + j)
                                                      generate many
   - add t0, g, h \underline{t0} \leftarrow g + h
                                                       instructions
   - add t1, i, j \underline{t1} \leftarrow i + j
                                                  with temporary values.
                                f ← t0 - t1
   sub f, t0, t1
```

## Three main types of MIPS Instructions



### **Data Operations**

- Arithmetic (add, sub, ...)
- Logical (and, nor, xor, ...)

### **Data Transfer**

- Load (mem to reg, ...)
- Store (reg to mem, ...)

### Sequencing

- Branch (conditional, =0, ...)
- Jump (unconditional, ...)

Function	Instruction	Effect
add	add R1, R2, R3	R1 = R2 + R3
sub	sub R1, R2, R3	R1 = R2 - R3
add immediate	addi R1, R2, 145	R1 = R2 + 145
multiply	mult R2, R3	hi, lo = R1 * R2
divide	div R2, R3	low = R2/R3, hi = remainder
and	and R1, R2, R3	R1 = R2 & R3
or	or R1, R2, R3	R1 = R2   R3
and immediate	andi R1, R2, 145	R1 = R2 & 143
or immediate	ori R1, R2, 145	R1 = R2   145
shift left logical	sll R1, R2, 7	R1 = R2 << 7
shift right logical	srl R1, R2, 7	R1 = R2 >> 7
load word	lw R1, 145(R2)	R1 = memory[R2 + 145]
store word	sw R1, 145(R2)	memory[R2 + 145] = R1
load upper immediate	lui R1, 145	R1 = 145 << 16
branch on equal	beq R1, R2, 145	if (R1 == R2) go to PC + 4 + 145*4
branch on not equal	bne R1, R2, 145	if (R1 != R2) go to PC + 4 + 145*4
set on less than	slt R1, R2, R3	if (R2 < R3) R1 = 1, else R1 = 0
set less than immediate	slti R1, R2, 145	if (R2 < 145) R1 = 1, else R1 = 0
jump	j 145	go to 145
jump register	jr R31	go to R31
jump and link	jal 145	R31 = PC + 4; go to 145

### MIPS R Format Instructions



ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

### Instruction fields

- op: operation code (opcode)
- **rs**: first source register number
- rt: second source register number
- rd: destination register number
- **shamt**: shift amount
- funct: function code (extends opcode)



# Register numbering for R type instructions

register	assembly name	Comment
r0	\$zero	Always 0
r1	\$at	Reserved for assembler
r2-r3	\$v0-\$v1	Stores results
r4-r7	\$a0-\$a3	Stores arguments
r8-r15	\$†0-\$†7	Temporaries, not saved
r16-r23	\$s0-\$s7	Contents saved for use later
r24-r25	\$†8-\$†9	More temporaries, not saved
r26-r27	\$k0-\$k1	Reserved by operating system
r28	\$ <i>g</i> p	Global pointer
r29	\$sp	Stack pointer
r30	\$fp	Frame pointer
r31	\$ra	Return address

### R Format Instruction Example



ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits


add \$t0, \$s1, \$s2

special	\$s1	\$s2	\$tO	\$t0 0	
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

 $\mathbf{00000010001100100100000000100000_2} = 02324020_{16}$ 

## Dealing with Constant Values

- E.g., program has variables x=1, y=4, f=3, etc.
- First way: First load all constants into registers:
  - Not so many registers
  - Instructions Cycles are wasted
- Second way: Use 'i' instructions such as addi, subi where a constant can be made part of instruction:
- E.g. addi R29, R29, 4
- But R type instructions do not have so many bits in each field
- Solution: Use I type instructions with immediate data value





## Some examples of R type instructions from MIPS reference sheet

### MIPS I-format Instructions



- **Immediate** arithmetic and load/store instructions
  - **rt**: destination or source register number
  - Constant:  $-2^{15}$  to  $+2^{15} 1$
  - Address: offset added to base address in rs

### I Type MIPS Instruction Example

### Instructions with **Immediate** Data Type

Example: Determine Machine code for this

Assembly Language Instruction:

lw \$t0, 1002(\$s2); load word into \$t0

ор	rs	rt	16 bit constant offset
100011	10010	01000	0000001111101010

- Control module in CPU tells the ALU to take first operand from Register file and the second operand from the Instruction (available in IR register)
- The 16 bit Offset in I type instructions can refer to 'Data' as well as 'Address'. Both are treated separately

## **Logical Operations**

Instructions for bitwise manipulation

Operation	С	Java	MIPS	
Shift left	<b>&lt;&lt;</b>	<<	sll	
Shift right	>>	>>>	srl	
Bitwise AND	&	&	and, andi	
Bitwise OR			or, ori	
Bitwise NOT	~	~	nor	

 Useful for extracting and inserting groups of bits in a word

## **Shift Operations**



- shamt: how many positions to shift
- Shift left logical
  - Shift left and fill with 0 bits
  - s11 by *i* bits multiplies by  $2^i$
- Shift right logical
  - Shift right and fill with 0 bits
  - srl by *i* bits divides by 2<sup>*i*</sup> (unsigned only)

### **AND Operations**

- Useful to mask bits in a word
  - Select some bits, clear others to 0

```
and $t0, $t1, $t2
```

```
$t2 | 0000 0000 0000 0000 00<mark>00 11</mark>01 1100 0000
```

\$t0 | 0000 0000 0000 00<mark>00 11</mark>00 0000 0000

### **OR Operations**

- Useful to include bits in a word
  - Set some bits to 1, leave others unchanged

## **NOT Operations**

- Useful to invert bits in a word
  - Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction
  - a NOR b == NOT ( a OR b )

nor \$t0, \$t1, \$zero


Register 0: always read as zero


```
$t1 | 0000 0000 0000 0001 1100 0000 0000
```

\$t0 | 1111 1111 1111 1100 0011 1111 1111

### **Evaluating PC from Immediate Address**

- The address provided by Jump Instruction can be '26 bits'
- The address provided by Branch (bne, beq) Instruction can be '16 bits'
- But all registers and memory addresses are 32 bits: So,





## MIPS Instruction Formats Summary

Name		Fields					Comments
Field Size	6 bits	5 bits	5 bits	5 bits 5 bits 6 bits		6 bits	All instr are 32 bits long
R Format	ор	rs	rt	rd shamt funct		funct	Arithmetic Instructions
I Format	Ор	rs	rt	Addre	Address / Immediate		Transfer, Branch Instructions
J Format	Ор		Target address				Jump Instructions

## Converting Machine Code to Assembly



What is the Assembly Language corresponding to this machine code instruction: **00 af 80 20 Hex** 

Step 1: Find the Operation fields to determine R, I or J type instruction First 6 bits from MSB side are all '000000' hence this is R type instruction

ор	rs	rt	rd	shamt	funct
000000	00101	01111	10000	00000	100000

Bits 5 – 3 are '100' and bits 2 – 0 are '000'

Look up the Funct field in instructions, this is an 'add' instruction

Value in rs field is '5', rt field is '15' and rd field is '16'

This corresponds to registers '\$a1', '\$t7' and '\$s0' in register file; Verify from table

=> full assembly language instruction is:

add \$s0, \$a1, \$t7; Check register numbering from the table

## Readings

Chapter 2 of P&H Textbook