# Lecture 25 EE 421 / C\$ 425 Digital System Design

Fall 2023
Shahid Masud



# Topics

#### QUIZ NEXT WEEK

- Digital Scramblers
- Digital Un-Scramblers
- Scrambler Applications
- Scrambler Examples
- Binary Rate Multipliers



# What is a Scrambler?

- Scramblers are circuits that pseudo-randomly change the values of some bits in a data block or stream with the purpose of 'whitening' its spectrum so that no strong spectral components will exist.
- This will reduce electromagnetic interference and introduce data security as part of an encryption algorithm.
- In natural signals, e.g. voice, image, transducer, energy is concentrated in some bands. Scrambling helps spread the energy to reduce interference and spikes.
- An ALFSR forms backbone of scrambling operation.
- There are two main types:
  - Additive Scrambler
  - Multiplicative Scrambler



**Embedded Systems Lab (EESL)** 

# **Applications of LFSR**

Ref: from Wikipedia page

Digital broadcasting systems that use linear-feedback registers:

- ATSC Standards (digital TV transmission system North America)
- DAB (Digital Audio Broadcasting system for radio)
- DVB-T (digital TV transmission system Europe, Australia, parts of Asia)
- NICAM (digital audio system for television)

Other digital communications systems using LFSRs:

- INTELSAT business service (IBS)
- Intermediate data rate (IDR)
- HDMI 2.0
- · SDI (Serial Digital Interface transmission)
- Data transfer over PSTN (according to the ITU-T V-series recommendations)
- CDMA (Code Division Multiple Access) cellular telephony
- 100BASE-T2 "fast" Ethernet scrambles bits using an LFSR
- . 1000BASE-T Ethernet, the most common form of Gigabit Ethernet, scrambles bits using an LFSR
- PCI Express
- SATA<sup>[13]</sup>
- Serial attached SCSI (SAS/SPL)
- USB 3.0
- . IEEE 802.11a scrambles bits using an LFSR
- Bluetooth Low Energy Link Layer is making use of LFSR (referred to as whitening)
- Satellite navigation systems such as GPS and GLONASS. All current systems use LFSR outputs to generate some or all of their ranging codes (as the chipping code for CDMA or DSSS) or to modulate the carrier without data (like GPS L2 CL ranging code). GLONASS also uses frequency-division multiple access combined with DSSS.

#### Other uses [edit]




# **Types of Scramblers**

Standard	Scrambler type		
V.34 (33 Kbps Modem)	Multiplicative		
56 Kbps Modem	Multiplicative		
DVB	Additive		
LTE	Additive		
IEEE 802.11 a	Additive		
IEEE 802.16 a	Multiplicative		

1+x<sup>4</sup>+X<sup>7</sup> is polynomial for 802.11





# **Typical Communication System**





**Embedded Systems Lab (EESL)** 








# **Simplified Representation**

Preset



Characteristic Polynomial 1+x<sup>3</sup>+x<sup>4</sup>

The sequence observed at q3q2q1q0 = {15,7,3,1,8,4,2,9,12,6,11,5,10,13,14,15,.....}

q1	q2	q3	q4	d
1	1	1	1	0
0	1	1	1	0
0	0	1	1	0
0	0	0	1	1
1	0	0	0	0
0	1	0	0	0
0	0	1	0	1
1	0	0	1	1
1	1	0	0	0
0	1	1	0	1
1	0	1	1	0
0	1	0	1	1
1	0	1	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0



# Changing seed value with same polynomial

What happens when seed value is changed from '1111' to '1000'?

Answer:

With seed value of '1111'

The sequence observed at  $q3q2q1q0 = \{15,7,3,1,8,4,2,9,12,6,11,5,10,13,14,15,...\}$ 

With seed value of '1000'

The sequence observed at  $q3q2q1q0 = \{8,4,2,9,12,6,11,5,10,13,14,15,7,3,1,8,....\}$ 

Both sequences are equal in a circle, just the starting point is different

# PRPG Cycle length vs Register length

	# of Bits	Length of Lo	ор	Taps
	2	₩	*	[0,1]
	3	7 -	*	[0,2]
	4	15		[0,3]
	5	31 *	*	[1,4]
	6	63		[0,5]
	7	127	*	[0,6]
	8	255		[1,2,3,7]
	9	511		[3,8]
	10	1,023		[2,9]
	11	2,047		[1,10]
	12	4,095		[0,3,5,11]
	13	0,131	*	[0,2,3,12]
	14	16,383		[0,2,4,13]
	15 40	32,767		[0,14]
	16 17	65,535 424,974	<del>t</del>	[1,2,4,15]
		131,071 3		[2,16]
	18 19	262,143 524,287 °	*	[6,17]
	20	1,048,575		[0,1,4,18] [2,19]
	20	2,097,151		[1,20]
	22	4,194,303		[0,21]
	23	8,388,607		[4,22]
	24	16,777,215		[0,2,3,23]
	25 25	33,554,431		[2,24]
	26	67,108,863		[0,1,5,25]
	27	134,217,727		[0,1,4,26]
	28	268,435,455		[2,27]
	29	536,870,911		[1,28]
	30	1,073,741,823		[0,3,5,29]
	31	2,147,483,647	*	[2,30]
	32	4,294,967,295		[1,5,6,31]
e	sign Lecture 25	Fall 2023		





# **Additive Scrambler and Descrambler**

- They are synchronous scramblers because they require the initial state of the scrambler and descrambler to be the same
- They are non-recursive because they do not have any feedback loop in the process
- LFSR is connected to the data stream by means of an additional modulo-2 adder (XOR) gate
- Used in 100Base-TX interface which repeats its sequence after  $2^{N}-1=2047$  bits; with N=11
- Usually employed where a fixed size frame is to be transmitted



# Additive Scrambler Example






k(n) represents the 'key' produced by the LFSR

c(n) represents the scrambled code word



# Corresponding Additive Descrambler



x(n) represents the data to be scrambled at time n

k(n) represents the 'key' produced by the LFSR

c(n) represents the scrambled code word




# **Multiplicative Scramblers**

- They are asynchronous because they do not require LFSR synchronization.
- They are recursive as they have feedback loops.
- The pair of scrambler-descrambler is self-synchronizing. They do not need to start from same initial value.
- The self-synchronizing process could take up to N bits (or N clock cycles) so the first N values of y(n) should be discarded.
- With this approach, the transmission errors are multiplied by T+1, where T is the number of taps used in LFSR. Thus if one bit is flipped due to some error, the descrambler will result in 3 bit error.




# Multiplicative Scrambler - Descrambler






# Example - Multiplicative Scrambler




LFSR Using polynomial 1 + x<sup>3</sup> + x<sup>4</sup> Scrambler Seed Value "0000" Input Data stream: "101100010110"





## Continue to - Multiplicative De-Scrambler



LFSR Using polynomial 1 + x<sup>3</sup> + x<sup>4</sup> Scrambler Seed Value "0000" De-Scrambler Seed Value "1111" Input Data stream: Registers output "q1q2q3q4" k C 



"101100010110"

N=4

y=x


Input

String

From

here

# Multiplicative De-Scrambler with Error Detection



Received from channel

LFSR Using polynomial 1 + x<sup>3</sup> + x<sup>4</sup> Scrambler Seed Value "0000" De-Scrambler Seed Value "1111" Input Data stream: "101100010110"

**T** is the number of TAPS used in ALFSR

Registers output "q1q2q3q4"				k	С	у	
1	1	1	1	0	1	1	
1	1	1	1	0	0	0	N=4
0	1	1	1	0	1	1	
1	0	1	1	0	0	0	
0	1	0	1	1	1	0	y=x
1	0	1	0	1	0	1	Input
1	1	0	1	1	1	0	String From
1	1	1	0	1	0	1	here
0	1	1	1	0	0	1	
0	0	1	1	0	1	0	
1	0	0	1	1	0	1	
0	1	0	0	0	0	0	

One error in blue was introduced in c(n)

# Case Study: Binary Rate Multipliers





### **Binary Rate Multipliers - BRM**

#### Definition: A circuit module that transforms a stream of input clock pulses into another stream of output clock pulses

Let Ni = no. of input pulses for a particular time period

Let No = no. of output clock pulses for the same time period

Binary Fractional Rate Multiplier 
$$\Rightarrow$$
 No =  $\frac{B}{2^n}$ Ni

B = Rate Constant Input to module

$$B = (B_{n-1}, B_{n-2}, ....., B_2, B_1, B_0)_2$$

n = no. of binary counter stages controlling the module

The clock input drives an n-bit binary counter whose outputs are labelled (Xn,Xn-1,...,X2,X1).

20

# Digital Fractional Rate Multiplier - Principle


The counter outputs (Xn to X1 = MSB to LSB) are ANDed with the incoming Clock signals to form intermediate pulse trains Pi(i=1,n):

$$\begin{aligned} & \mathsf{P_{n}} = X_{\underline{1}}. \, \textit{Clock} \\ & \mathsf{P_{n-1}} = \overline{X_{\underline{1}}}. \, X_{\underline{2}}. \, \textit{Clock} \\ & \mathsf{P_{n-2}} = \overline{X_{\underline{1}}}. \, \overline{X_{\underline{2}}}. \, X_{\underline{3}}. \, \textit{Clock} \\ & \ldots \\ & \mathsf{P_{2}} = \overline{X_{\underline{1}}}. \, \overline{X_{\underline{2}}}. \, \overline{X_{\underline{3}}} \, \ldots \ldots \, \overline{X_{\underline{n-2}}}. \, \underline{Xn_{\underline{1}}}. \, \textit{Clock} \\ & \mathsf{P_{1}} = \overline{X_{\underline{1}}}. \, \overline{X_{\underline{2}}}. \, \overline{X_{\underline{3}}} \, \ldots \ldots \, \overline{X_{\underline{n-2}}}. \, \overline{Xn_{\underline{1}}}. \, Xn. \, \textit{Clock} \end{aligned}$$

The logic output Y uses the rate constant M and the pulse train signals Pi to implement the equation  $Y = \sum B_{i-1}$ .  $P_i$ 

This output configuration will deliver the proper number of output pulses (N<sub>o</sub>) as specified by rate constant B

# Basic Circuit Diagram - DFRM





# Example and timing diagram of BRM

- BRM using a 3-Bit counter
- Rate Constant B =  $7_{10}$
- Counter generates 8 pulses per time period. Due to B=7, 7 pulses appear at the output and one pulse is eliminated




# Analysis of timing diagram 3 bit BRM, B=7

- $Y=B_2.P_3 + B_1.P_2 + B_0.P_1$
- Where
- **P**<sub>3</sub>=**X**<sub>1</sub>.Clock
- $P_2 = \overline{X_1} \cdot X_2 \cdot Clock$
- $P_1 = \overline{X_1}.\overline{X_2}.X_3.Clock$
- And  $B=(B_2.B_1.B_0)=(1.1.1)_2$
- Thus  $Y=(X_1+\overline{X_1}X_2+\overline{X_1}.\overline{X_2}.X_3)$ . Clock
- In terms of counter output  $X=(X_3.X_2.X_1)$
- Product term  $X_1 \Longrightarrow \sum m(1,3,5,7)$
- Product term  $X_2 \cdot \overline{X_1} \Longrightarrow \sum m(2,6)$
- Product term  $X_3$ .  $\overline{X_2}$ .  $\overline{X_1} \Longrightarrow \sum m(4)$
- So that  $Y(X_3.X_2.X_1) = (\sum m(1,2,3,4,5,6,7))$ .Clock
- As  $\boldsymbol{m_0}$  is missing from this list so first clock from each sequence of 8 pulses will be eliminated



# Timing Diagram of DFRM





# How many pulses are produced?

- From the timing diagram, each of the pulse trains P<sub>i</sub> generates 2<sup>i-1</sup> pulses during during one counter sequence period (2<sup>n</sup> clock pulses)
- Thus P<sub>1</sub> generates 1 pulse, P<sub>2</sub> generates 2 pulses, P<sub>3</sub> generates 4 pulses, and so on
- Note that pulses do not overlap in time
- We may OR the respective pulses to produce desired output stream
- The output pulses can be irregularly spaced
- The output pulses are synchronized with input clock pulses



# Serially Cascaded Binary Rate Multiplier BRM

Design a BRM to implement Nout =  $\frac{63}{320}$ . Nin

Break into binary powers (63 x 2 = 126; and 320 x 2 = 640) :

$$Nout = \frac{(7 \times 18)}{(10 \times 64)}. Nin$$

Nout = 
$$(\frac{7}{10}).(\frac{18}{64})$$
. Nin


#### Use:

1 x Decade Counter BRM

1 x 6-Bit Binary Counter BRM

Set B for Decade Counter = 0111


Set B for 6-Bit BRM = 10010



# **Example 2: Serially Cascaded BRM**

Design a BRM circuit that produces: 0.56 of input clock rate We use two Decade BRMs with Value of B is set as 7 and 8 respectively

$$Nout = \frac{56}{100}$$
. Nin  $N = \frac{7}{10} \cdot \frac{8}{10}$ . Nin





# Eg 3: Parallel Cascaded Binary Rate Multiplier

Design a BRM circuit to produce  $N_{out} = (0.297)N_{in}$ 

