
Outline

- A simple implementation: Single Cycle
 - Data path and control
- Design Strategy
- Control Path Implementation
- Performance considerations


MIPS subset for implementation

- Arithmetic logic instructions
 - -add, sub, and, or, slt
- Memory reference instructions
 - -lw, sw
- Control flow instructions
 - -beq, j

Design overview



Division into data path and control



Datapath for add, sub, and, or, slt

- fetch instruction
- address the register file
- pass operands to ALU
- pass result to register file
- increment PC


Format: add \$t0, \$s1, \$s2

000000	10001	10010	01000	00000	100000
ор	rs	rt	rd	shamt	funct


actions

required


Fetching instruction




Addressing RF




Passing operands to ALU



Passing the result to RF



Incrementing PC




Load and Store instructions

format : I


• Example: lw \$t0, 32(\$s2)

35	18	9	32
op	rs	rt	16 bit number

Adding "sw" instruction



Adding "lw" instruction




Format of beg instruction


• beq I - format

op rs	rt	16 bit number
-------	----	---------------

Adding "beq" instruction



MIPS components - bit manipulation circuits




Format of jump instruction


• j J - format

op 26 bit number	
------------------	--


Adding "j" instruction



Control signals




Datapath + Control




Analyzing performance

Components	Delay
Register	0
Adder	$ t_{+} $
ALU	t _A
MUX	0
RF	t_R
Instruction Memory	$ t_{I} $
Data Memory	t _m
Bit manipulation	0


Delay for {add, sub, and, or, slt}




Delay for {sw}




Delay for {lw}



Delay for {beq}



Delay for { j}



Overall clock period

$$\max \begin{cases} R: t_{+}, t_{I} + t_{R} + t_{A} + t_{R} \\ SW: t_{+}, t_{I} + t_{R} + t_{A} + t_{M} \\ LW: t_{+}, t_{I} + t_{R} + t_{A} + t_{M} + t_{R} \\ Beq: t_{+} + t_{+}, t_{I} + t_{+}, t_{I} + t_{R} + t_{A} \\ J: t_{+}, t_{I} \end{cases}$$

or

$$\max \begin{cases} t_{\text{I}} + t_{\text{R}} + t_{\text{A}} + t_{\text{M}} + t_{\text{R}} \\ t_{\text{I}} + t_{\text{I}} \\ t_{\text{I}} + t_{\text{I}} \end{cases}$$

Analyzing performance

Components	Delay	Example
Register	0	0ns
Adder	t ₊	4ns
ALU	t _A	5ns
MUX	0	0ns
RF	t _R	3ns
Instruction	tı	6ns
Memory		
Data Memory	t _m	6ns
Bit manipulation	0	0ns

INS	Delay
R	17ns
SW	20ns
LW	23ns
Beq	14ns
J	6ns

Thanks