

INDEX

Exp NO.	Date	Experiment Title	Page NO.
1		Verify the Operation of Basic Gate	
2		Verify the Universality of NAND and NOR Gate	
3		Verify the Operation $x = \bar{A}B + A\bar{B}$	
4		Verify the Operation of Half Adder Circuit	
5		Verify the Operation of Full Adder Circuit	
6		Verify the Operation of Half Sub tractor	
7		Verify the Operation of Full Sub tractor	
8		Design and Simply J-k flip flop using NAND Gate Latch	
9		Verify the Operation of Decoder Circuit	



Daffodil Institute of IT

Lab Report
On
DSD-510209
(Digital System Design Lab)

Experiment No.	07
Experiment Name	Verify the operation of basic gates
Date of Performance	
Date of Submission	


Submitted By

Name	Abdur Rahim
Student ID	180121
Registration No	
Section	B
Batch	18 th



Submitted To

Tahmina Aktar Trisha
Faculty
Department of Computer Science &
Engineering
Daffodil Institute of IT(DIIT)
64/3 & 64/4 Lake Circus (2nd-5th floor)
Mirpur Road Dhaka-1205, Bangladesh


Signature

1) Experiment No : 01

2) Experiment NAME: Verify the operation of basic gates.

3) Objective: The objective of the experiment is to
Verify the operation of the basic gate
and also verify the truth table of basic
gate using specific IC

4) Operation of basic gates

5) Basic gate: In electronics, a logic is an idealized
or physical device implementing a Boolean function that
is it performs a logical operation on one or more
binary inputs and produces a single binary output.

Three basic gates are,

i) AND

ii) OR

iii) NOT

Q AND gate: The AND operation describe as when two input variable are in high position or in logic 1, then the resulted output is 1. If input is low or logic 0 the output will be 0.

Q Truth table:


A	B	$A \cdot B = X$
0	0	0
0	1	0
1	0	0
1	1	1

Logical symbol : 

Q Boolean expression of AND gate:

- Q Instrument:
- i) voltage source (+3V - +12V)
 - ii) trainer board
 - iii) IC (74LS08)
 - iv) Bread Board
 - v) cable
 - vi) switch
 - vii) LED
 - viii) connecting wire

⌚ Circuit specifications



⌚ OR gates



$$X = A + B$$

Boolean expression.


A	B	$X = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

OR expression OR OR operation describe as when two input variable are low position the resulted output is high
resulted output is 1

Instrument:-

- i) Voltage source
- ii) led
- iii) switch
- iv) cable
- v) Bread board
- vi) IC (74LS32)
- vii) Trainer board

circuit specification:



OR GATE

Q NOT gate : NOT gate is just inverse operation. NOT operation perform into simple variable. If a variable is declare as x of A then the result of x of A can be expressed as $x = \bar{A}$.

input	output
0	1
1	0


Truth table

Boolean expression of NOT gate:

A	$x = \bar{A}$
0	1
1	0


$$x = \text{NOT } A$$

$$= \bar{A}$$



- Q Equipment:
- i) voltage source
 - ii) Trainer board
 - iii) IC (74LS03, AND), (74LS04, NOT), (74LS32, OR)
 - iv) Bread board
 - v) cable
 - vi) switch
 - vii) LED

Q Circuit specification:-



Q Result: By this experimental, we can know to implement Basic gate

NOT $\rightarrow$

A	$\bar{A}$	
0	1	$\rightarrow$ LED ON
1	0	$\rightarrow$ LED OFF

OR $\rightarrow$

A	B	$A+B$	
0	0	0	$\rightarrow$ LED off
0	1	1	$\rightarrow$ LED on
1	0	1	$\rightarrow$ LED on

AND $\rightarrow$

A	B	AB	
0	0	0	$\rightarrow$ led off
0	1	0	$\rightarrow$ led off
1	0	0	$\rightarrow$ led off
1	1	1	$\rightarrow$ led on

Q Discussion: After the experiment we know how logic Basic gates work on the basic Boolean-Algebra. We can construct any other logic gate using its combination in a particular way.



Daffodil Institute of IT

Lab Report
On
DSD-510209
(Digital System Design Lab)

Experiment No.	02
Experiment Name	Verify the universality of NAND and NOR gate
Date of Performance	
Date of Submission	

Submitted By

Name	Abdur Rahim
Student ID	180121
Registration No	
Section	B
Batch	18 th



Submitted To

Tahmina Aktar Trisha
Faculty
Department of Computer Science &
Engineering
Daffodil Institute of IT(DIIT)
64/3 & 64/4 Lake Circus (2nd-5th floor)
Mirpur Road Dhaka-1205, Bangladesh

Signature

Q1 Experiment number : 02

Q2 Experiment name:- Verify the universality of NAND and NOR gate

Q3 Objective : The objective of this experiment is to verify the universality of NAND and NOR gate to implement the operation of basic gate.


Q4 Definition of universal gate : A universal gate is a gate which can implement any Boolean function without using any other gate type.

The NAND and NOR gates are universal gate.

NAND gate:- It is the similar like AND gate symbol except for the small circle on its output. This small circle denote as inversion operation. Thus the NAND operate like AND gate.

Boolean expression of NAND gate is

$$X = \overline{A \cdot B}$$




A	B	A.B	$X = \overline{A \cdot B}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

truth table

NOR gate: It is similar like OR gate^{symbol} except for the small circle on its outputs. The small circle denotes as inversion operation. Thus the NOR operates like OR gate.

Boolean expression of NOR gate is,

$$X = \overline{A+B}$$



logical symbol


A	B	A+B	$X = \overline{A+B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

Truth table


- Equipment:
- i) power supply
 - ii) IC (74LS00, NAND), (74LS02, NOR)
 - iii) Bread board
 - iv) cable
 - v) switch
 - vi) LED
 - vii) connecting wire

Verify the universality of NAND using logical circuit:



NAND to NOT:



NAND to AND:




Q NAND to OR :




Q Verify the universality of NOR gate using logical circuit :


Q NOR to NOT :



Q NOR to OR :



Q NOR to AND :



Q Circuit specification :




Fig : FOR NAND to NOT




Fig: circuit for NAND to AND




Fig = NAND to OR gate




Fig : NOR to NOT gate




Fig : NOR to OR gate




Fig: NOR to AND gate

Result for (NAND to NOT gate)

A	$\bar{A}$	LED
0	1	ON
1	0	OFF

Result for NAND to AND gate:

A	B	A.B	LED
0	0	0	OFF
0	1	0	OFF
1	0	0	OFF
1	1	1	ON

Q Result for NAND to OR gate:

A	B	A+B	LED
0	0	0	OFF
0	1	1	ON
1	0	1	ON
1	1	1	ON

Q Result for NOR to Not gate:

A	$\bar{A}$	LED
0	1	ON
1	0	OFF

Q Result for NOR to OR gate

A	B	X=A+B	LED
0	0	0	OFF
0	1	1	ON
1	0	1	ON
1	1	1	ON

Result for NOR to AND gate :

A	B	$X = A \cdot B$	LED
0	0	0	OFF
0	1	0	OFF
1	0	0	OFF
1	1	1	ON

Discussion — From this experiment we can verify the universality of NAND and NOR gates and also verify the truth table of this gate using different ICs

Lab Report
On
DSD-510209
(Digital System Design Lab)

Experiment No.	03
Experiment Name	Verification of operation $X = \bar{A}B + A\bar{B}$
Date of Performance	
Date of Submission	

Submitted By

Name	Abdur Rahim
Student ID	180121
Registration No	
Section	B
Batch	18 th



Submitted To

Tahmina Aktar Trisha
Faculty
Department of Computer Science &
Engineering
Daffodil Institute of IT(DIIT)
64/3 & 64/4 Lake Circus (2nd-5th floor)
Mirpur Road Dhaka-1205, Bangladesh

Signature

1) Experiment No: 3

2) Experiment Name: Verification the operation $X = \bar{A}B + A\bar{B}$

3) Objective: The objective of this experiment is to verify the operation of $X = \bar{A}B + A\bar{B}$ using three different sets.


4) Operation of Ex-OR gate:

An ex-or gate is a digital logic gate with two or more inputs and one output. It performs exclusive disjunction. The output of xor gate is true only when exactly one of its inputs is true.

Boolean expression of Ex-OR gate:

$$X = \bar{A}B + A\bar{B} = A \oplus B$$

Q Circuit diagram :-



Q Truth table of XOR gate :

A	B	$\bar{A}$	$\bar{B}$	$\bar{A}B$	$A\bar{B}$	$\bar{A}B + A\bar{B}$
0	0	1	1	0	0	0
0	1	1	0	1	0	1
1	0	0	1	0	1	1
1	1	0	0	0	0	0

Truth table of $x = \bar{A}B + A\bar{B}$

$$x = A \oplus B$$

Q Equipment :

- i) IC (74LS04) NOT, (74LS08) AND, (74LS32) OR
- ii) Switch
- iii) LED
- iv) wire
- v) Bread Board
- vi) Multimeter




Fig : Circuit diagram

Results-

A	B	$\bar{A}$	$\bar{B}$	$\bar{A}\bar{B}$	$A\bar{B}$	$\bar{A}B$	LED
0	0	1	1	0	0	0	off
0	1	1	0	1	0	1	on
1	0	0	1	0	1	1	on
1	1	0	0	0	0	0	off

Q1 Discussion:- From this experiment we can verify the operation of Boolean expression $A = \bar{A}\bar{B} + A\bar{B}$ using different IC's.



Daffodil Institute of IT

Lab Report
On
DSD-510209
(Digital System Design Lab)

Experiment No.	04
Experiment Name	Verify the operation of half adder circuit
Date of Performance	
Date of Submission	

Submitted By

Name	Abdur Rahim
Student ID	180121
Registration No	
Section	B
Batch	18 th

LAB
REPORT

Submitted To

Tahmina Aktar Trisha
Faculty
Department of Computer Science &
Engineering
Daffodil Institute of IT(DIIT)
64/3 & 64/4 Lake Circus (2nd-5th floor)
Mirpur Road Dhaka-1205, Bangladesh


Signature

Experiment no: 04

Experiment name: Verify the operation of half adder circuit.

Objective: The objective of this experiment is to verify the half adder circuit to implement of the AND and Exclusive OR gate, using specific IC's

Operation of half adder circuit:-

A half adder circuit is a circuit performing the addition of numbers. The half adder is able to add two single binary digits and provide the outputs a carry value. It has two inputs (A, B) and outputs (S, C).

The common representation uses a XOR logic and an AND gate

Boolean expression of half adder

$$\text{Sum} : \bar{A}B + A\bar{B} = A \oplus B$$

$$C : AB$$

1) Logical circuit :-




Fig : Half adder

2) Truth table :-

A	B	Sum	C AB
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

The common representation uses a xor logic and an And gate

Boolean expression of half adder

$$\text{Sum} : \bar{A}B + A\bar{B} = A \oplus B$$

$$C : AB$$

1) logical circuit:-




Fig: Half adder

2) Truth table:-

A	B	Sum	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

- Equipment:-**
- i) IC (74LS86) X-OR, (74LS08) AND
 - ii) Bread Board
 - iii) wire
 - iv) LED
 - v) Multimeter
 - vi) voltage source (+5V - +12V)




Fig: Half adder

Result:

A	B	$\bar{A}$	$\bar{B}$	$\bar{A}B$	$A\bar{B}$	$\bar{A}B + A\bar{B}$	LED	AB	LED
0	0	1	1	0	0	0	off	0	off
0	1	1	0	1	0	1	on	0	off
1	0	0	1	0	1	1	on	0	off
1	1	0	0	0	0	0	off	1	on

Discussion:- From this experiment we can verify the operation of Boolean expression $\bar{A}B + A\bar{B}$ and carry AB using 74LS86 (XOR) and 74LS03 (And) IC's



Daffodil Institute of IT

Lab Report
On
DSD-510209
(Digital System Design Lab)

Experiment No.	05
Experiment Name	Verify the operation of full adder circuit
Date of Performance	
Date of Submission	

Submitted By

Name	Abdur Rahim
Student ID	180121
Registration No	
Section	B
Batch	18 th

LAB
REPORT

Submitted To

Tahmina Aktar Trisha

Faculty

Department of Computer Science &
Engineering

Daffodil Institute of IT (DIIT)

64/3 & 64/4 Lake Circus (2nd-5th floor)
Mirpur Road Dhaka-1205, Bangladesh


Signature

1) Experiment no: 05

2) Experiment name: Verify the operation of full adder circuit.

3) Objectives: The objectives of this experiment is to verify full adder circuit to implement of the AND gate, OR gate and EX-OR gate, using specific ICs

4) Operation of full adder circuit: A full adder circuit have three inputs bit and produce two outputs. There are input A, B, C_{in} and produce Sum and Cout. So, we have configuration of sum of three input bits and produce S and Cout output.

① Boolean expression of full adder:

$$S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$

$$= \bar{A}(\bar{B}C_{in} + B\bar{C}_{in}) + A(\bar{B}\bar{C}_{in} + BC_{in})$$

$$= \bar{A}(B \oplus C_{in}) + A(\overline{B \oplus C_{in}})$$

$$= A \oplus B \oplus C_{in}$$



$$C_{out} = \bar{A}BC_{in} + A\bar{B}C_{in} + ABC_{in}$$

$$= \bar{A}BC_{in} + A\bar{B}C_{in} + A\bar{B}\bar{C}_{in} + ABC_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$

$$= BC_{in}(\bar{A} + A) + AC_{in}(\bar{B} + B) + AB(\bar{C}_{in} + C_{in})$$

$$= BC_{in} + AC_{in} + AB$$

Logical diagram :



Q Truth table :

A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

- Q Apparatus :-
- IC (74LS86) EX OR, (74LS08) AND, (74LS32) OR
 - Bread board
 - Connecting wire
 - Switch
 - Power supply
 - Cable
 - LED
 - Multimeter.

Circuit Diagrams-




Fig:- Full adder

Result:-

A	B	c_{in}	Sum	LED	c_{out}	LED
0	0	0	0	OFF	0	OFF
0	0	1	1	ON	0	OFF
0	1	0	1	ON	0	OFF
0	1	1	0	OFF	1	ON
1	0	0	1	ON	0	OFF
1	0	1	0	OFF	1	ON
1	1	0	0	OFF	1	ON
1	1	1	1	ON	1	ON

Discussion:- From this experiment we can get the verification of the operation of Boolean expression $S = A \oplus B \oplus c_{in}$ and carry $A \oplus B c_{in} + A c_{in}$ using EXOR, AND, OR ICs



Daffodil Institute of IT

Lab Report
On
DSD-510209
(Digital System Design Lab)

Experiment No.	06
Experiment Name	Verify the operation of half subtractor
Date of Performance	
Date of Submission	

Submitted By

Name	Abdur Rahim
Student ID	180121
Registration No	
Section	B
Batch	18 th



Submitted To

Tahmina Aktar Trisha
Faculty
Department of Computer Science &
Engineering
Daffodil Institute of IT(DIIT)
64/3 & 64/4 Lake Circus (2nd-5th floor)
Mirpur Road Dhaka-1205, Bangladesh


Signature

1 Experiment no: 06

2 Experiment name: Verify the operation of half subtractor.

3 Objective: The objectives of this experimental is to verify the half subtractor to implement of the AND gate, NOT gate, EX-OR gate, using specific ICs


4 Theory of half subtractor: In a half subtractor circuit the two variables x and y represent minuend and subtrahend respect, The two output functions are difference and borrow are symbolize as D and B respectively.

Truth table:-

X	Y	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Boolean expression: $D = \bar{x}y + x\bar{y} = x \oplus y$
 $B = \bar{x}y$


Logical circuit:



Apparatus :-

- i) IC (74LS86) XOR, (74LS04) NOT, (74LS08) AND
- ii) Bread board
- iii) LED
- iv) connecting wire
- v) cable
- vi) voltage source (+4...+12)

Q Circuit diagram:-



Result:-

X	Y	D	LED	B	LED
0	0	0	OFF	0	OFF
0	1	1	ON	1	ON
1	0	1	ON	0	OFF
1	1	0	OFF	0	OFF

Q Discussion:- From this experiment we can verify the operation of Boolean expression $D = X \oplus Y$ and $B = \bar{X}Y$ using (74LS86) XOR, (74LS04) NOT, (74LS08) AND ICs.



Daffodil Institute of IT

Lab Report
On
DSD-510209
(Digital System Design Lab)

Experiment No.	07
Experiment Name	Verify the operation of full subtractor
Date of Performance	
Date of Submission	

Submitted By

Name	Abdur Rahim
Student ID	180121
Registration No	
Section	B
Batch	18 th

LAB
REPORT

Submitted To

Tahmina Aktar Trisha
Faculty
Department of Computer Science &
Engineering
Daffodil Institute of IT(DIIT)
64/3 & 64/4 Lake Circus (2nd-5th floor)
Mirpur Road Dhaka-1205, Bangladesh

Signature

① Experiment No:- 07

① Experiment Name:- Verify the operation of full subtractor.

① Objective: The objective of this experiment is to verify full subtractor to implement of the EX-OR, NOT, OR, AND gate using specific IC's.

① Operation of full subtractor: The full subtractor circuit has three inputs here two single bit data inputs x and y . Full subtractor perform the operation of subtractor on three binary bits producing outputs for the different ~~being~~ and borrow-out (B-out) just like as binary adder circuits.

Q Truth table :

X	Y	B _{in}	D	B _{out}
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Q Boolean expression :

$$D = \bar{x}\bar{y}B_{in} + \bar{x}y\bar{B}_{in} + \bar{x}y\bar{B}_{in} + xyB_{in}$$

$$= \bar{x}\bar{y}B_{in} + xyB_{in} + \bar{x}y\bar{B}_{in} + x\bar{y}\bar{B}_{in}$$

$$= B_{in}(\bar{x}\bar{y} + xy) + \bar{B}_{in}(\bar{x}y + x\bar{y})$$

$$= B_{in} \oplus x \oplus y$$

$$= x \oplus y \oplus B_{in}$$

$$B_{out} = \bar{x}\bar{y}B_{in} + \bar{x}y\bar{B}_{in} + \bar{x}yB_{in} + xy\bar{B}_{in}$$

$$= \bar{x}\bar{y}B_{in} + \bar{x}y\bar{B}_{in} + \bar{x}yB_{in} + \bar{x}yB_{in} + \bar{x}yB_{in} + xy\bar{B}_{in}$$

$$= \bar{x}B_{in}(y + \bar{y}) + \bar{x}y(\bar{B}_{in} + B_{in}) + yB_{in}(\bar{x} + x)$$


$$= \bar{x}B_{in} + \bar{x}y + yB_{in}$$

Apparatus :

- i) IC (74LS86) Ex-OR
- (74LS92) OR
- (74LS08) AND
- (74LS04) NOT

- ii) LED
- iii) Bread Board
- iv) connecting wire
- v) cable
- vi) voltage source

Circuit specification:-



Result:

X	Y	Bin	D	LED	Bout	LED
0	0	0	0	OFF	0	OFF
0	0	1	1	ON	1	ON
0	1	0	1	ON	1	ON
0	1	1	0	OFF	1	ON
1	0	0	1	ON	0	OFF
1	0	1	0	OFF	0	OFF
1	1	0	0	OFF	0	OFF
1	1	1	1	ON	1	ON

Conclusion: A full subtractor is combinational circuit which is used to perform subtraction of 3 bit inputs and 2 outputs. It's made of x-OR gate, NOT gate and AND gate, OR gate



Daffodil Institute of IT

Lab Report
On
DSD-510209
(Digital System Design Lab)

Experiment No.	08
Experiment Name	Verify the operation of JK flip flop circuit
Date of Performance	
Date of Submission	

Submitted By

Name	Abdur Rahim
Student ID	180121
Registration No	
Section	B
Batch	18 th



Submitted To

Tahmina Aktar Trisha
Faculty
Department of Computer Science &
Engineering
Daffodil Institute of IT (DIIT)
64/3 & 64/4 Lake Circus (2nd-5th floor)
Mirpur Road Dhaka-1205, Bangladesh

Signature


Experiment NO: 8

Q Experiment name: Verify the operation of J-K flip flop circuit.

Objective: The objective of this experiment is to verify the operation of JK flip flop circuit using specific IC.

10) Operation of J-k flip flop circuit: A clocked J-k flip flop that is triggered by positive going edge of the clock signal. The J-k control the state of flip flop in the same as the S and R inputs.

logical symbol



④ Truth tables

J	K	c/k	Q $\bar{Q}$
0	0	↑	Memory
0	1	↑	1 0
1	0	↑	0 1
1	1	↑	Toggle

- ④ Apparatus:-
- i) Voltage source
 - ii) IC (74LS00 - NAND)
 - iii) Trainer Board
 - iv) connecting wire
 - v) switch
 - vi) cable
 - vii) Bread Board
 - viii) led

④ Circuit specification :




Fig: J-k flip flop circuit

Result:- In a J-K flip flop inputs are J, K, and the outputs are Q and $\bar{Q}$. In J-K flip flop we use the posit clock pulse. If the inputs are low the LED will be memory state. If J is low and K is high the Q LED will be on and $\bar{Q}$ will off. If both inputs are high the LED will be toggled.

Discussion:- From the experiment we can know how J-K flip flop works. Also the construction of this using logic gates. we know about the clock pulse. we can use J-K flip flop in practical life for constructing circuit.



Daffodil Institute of IT

Lab Report
On
DSD-510209
(Digital System Design Lab)

Experiment No.	09
Experiment Name	Verify the operation of Decoder circuit
Date of Performance	
Date of Submission	

Submitted By

Name	Abdur Rahim
Student ID	180121
Registration No	
Section	B
Batch	18 th

LAB
REPORT

Submitted To

Tahmina Aktar Trisha
Faculty
Department of Computer Science &
Engineering
Daffodil Institute of IT(DIIT)
64/3 & 64/4 Lake Circus (2nd-5th floor)
Mirpur Road Dhaka-1205, Bangladesh

Signature


Experiment No- 09

Experiment Name: Verify the operation of Decoder circuit.

Objective: The objective of the experiment is to verify the operation of Decoder circuit using specific ICs.

Operation of Decoder circuit: A decoder is a logic circuit that accepts a set of inputs that represent a binary number and activates only the output that corresponding to that input number. In other words, a decoder circuit looks like at its input determines which binary number is present there.

Q Logical Diagram:-



logical diagram of 74LS138 Decoder

Q Boolean expressions:- If the inputs of Decoder is A, B and C then the output will be $O_0, O_1, O_2, O_3, O_4, O_5, O_6, O_7$. Then the Boolean expression of the decoder circuit will be

$$O_0 = \bar{A}\bar{B}\bar{C}$$

$$O_1 = \bar{A}\bar{B}C$$

$$O_2 = \bar{A}B\bar{C}$$

$$O_3 = \bar{A}BC$$

$$O_4 = A\bar{B}\bar{C}$$

$$O_5 = A\bar{B}C$$

$$O_6 = AB\bar{C}$$

$$O_7 = ABC$$

Truth table:-

input			output							
C	B	A	O ₇	O ₆	O ₅	O ₄	O ₃	O ₂	O ₁	O ₀
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

Instrumente

- i) IC - 74LS138
- ii) Voltage source (+5V to +12V)
- iii) Bread Board
- iv) Trainer Board
- v) Switch
- vi) cable
- vii) LED
- viii) connecting wire

Q Circuit specification:-




Fig: Decoder circuit-

Q Result:- The LED will be on when output is 1. LED will be off when output is 0.

Q Conclusion:- Decoder is realized in data flow model of architecture and the output waveform timing analysis is also obtained.