EAST WEST UNIVERSITY
Department of Computer Science and Engineering
B.Sc. in Computer Science and Engineering Program
Mid Term II Examination, Fall 2020 Semester

Course:	**CSE 345 Digital Logic Design, Section-2**
Instructor:	**Musharrat Khan, Senior Lecturer, CSE Department**
Full Marks:	**40 (20 will be counted for final grading)**
Time:	**1 Hour and 30 Minutes (Including Submission)**

Note: There are SIX questions, answer ALL of them. Course Outcome (CO), Cognitive Level and Mark of each question are mentioned at the right margin.

---

1. Consider that $ABCD$ is a 4-bit input and X is a 1-bit output of a combinational circuit. The output is $X = 1$ if the input contains even number of 0s; otherwise $X = 0$. **Design** the combinational circuit. [CO3,C3, Mark: 6]

2. **Analyze** the following circuit by constructing truth table of the outputs. [CO2,C4, Mark: 8]



3. **Design** a full-adder using only AND, EXOR, and OR gates. [Draw block diagram, construct truth table, determine Boolean equations of outputs, and draw logic diagram] [CO3,C3, Mark: 6]

4. **Design** a 10 × 4 Encoder for active-LOW input. [Draw block diagram, construct truth table, determine Boolean equations of outputs, and draw logic diagram] [CO3,C6, Mark: 6]

5. **Construct** a combinational circuit using an 8×1 MUX for implementing the following Boolean function. [Properly label all the inputs and outputs] [CO3,C6, Mark: 6]

$$F(A, B, C, D) = \sum(1,5,6,8,10,12,14)$$

6. **Write** a Procedural Verilog description using case statement for implementing a 4×1 MUX with active-LOW Enable input. [CO3,C6, Mark: 8]