

East West University

Name : Tunazzina Parvin

ID : 2019-1-60-199

Course : CSE395

Section : 03

### Ans To The Ques No-01

$$J_{1n} = x' \oplus Q_{2n}$$

$$= x Q_{2n}' + x' Q_{2n}$$

$$K_{1n} = x$$

$$J_{2n} = (Q_{1n} \cdot x)'$$

$$= Q_{1n}' + x'$$

$$K_{2n} = -Q_{1n}'$$

$$Z = Q_{2n} x (x + Q_{1n})$$

$$= Q_{2n} x + Q_{1n} Q_{2n} x$$


$$Q_{1n+1} = J_{1n} Q_{1n}' + K_{1n} Q_{1n}$$

$$= (x Q_{2n}' + x' Q_{2n}) Q_{1n}' + x' Q_{1n}$$

$$= x Q_{1n}' Q_{2n}' + x' Q_{1n}' Q_{2n} + x' Q_{1n}$$

$$\begin{aligned}
 Q_{2n+1} &= J_{2n} Q_{2n}' + K_{2n} Q_{2n} \\
 &= (Q_{1n}' + x') Q_{2n}' + Q_{1n} Q_{2n} \\
 &= Q_{1n}' Q_{2n}' + x' Q_{2n}' + Q_{1n} Q_{2n}
 \end{aligned}$$

Present State $Q_{1n}$ $Q_{2n}$	Next State $Q_{1n+1}$ input $x$	$Q_{2n+1}$	Output Z input $x$
00	01	11	0
01	10	00	1
11	11	01	0
10	11	00	0



## Ans To The Ques No-2

Present State		Next State		Flip flop Input		Output		
$Q1n$	$Q2n$	$Q1n+1$	$Q2n+1$	$x=0$	$x=1$	$Z1$	$Z2$	
0 0	1 1	0 1	1 0	1 0	0 x	1 0	1 1	0 0
0 1	1 1	1 1	1 0	x 0	1 0	x 0	0 0	1 1
1 1	0 0	1 0	0 1	0 1	x 0	0 1	1 0	1 0
1 0	1 0	0 0	x 0	0 x	0 1	0 x	0 1	1 0

$S1n$ :

$Q1n$	0	1
0 0	1 0	0
0 1	1 1	1
1 1	0 X	
1 0	X 0	

$R1n$ :

$Q1n$	0	1
0 0	0	X
0 1	0	0
1 1	1	0
1 0	0	1

$$S1n = Q1n'x + Q1n'Q2n$$

$$R1n = Q1nQ2n'x + Q2n'x$$

$S_{2n}:$

$\otimes_{2n} x$	0	1
00	1	x
01	x	x
11	0	0
10	0	0

$$S_{2n} = \otimes_{1n}$$

$R_{2n}:$

$\otimes_{2n} x$	0	1
00	0	0
01	0	0
11	1	1
10	x	x

$$R_{2n} = \otimes_{1n}$$

$Z_1:$


$\otimes_{1n} \otimes_{2n} x$	0	1
00	1	0
01	0	1
11	1	1
10	0	1

$$z_1 = \otimes_{1n} \otimes_{2n} x' + \otimes_{1n} \otimes_{2n}$$
$$+ \otimes_{2n} x + \otimes_{1n} x$$


$Z_2:$

$\otimes_{1n} \otimes_{2n} x$	0	1
00	1	0
01	0	1
11	0	0
10	1	0


$$z_2 = \otimes_{2n} x' + \otimes_{1n} \otimes_{2n} x$$




Ans. To The Ques No-03



## Ans. To The Guess No-4



(a) Block Diagram



(b) Transition Diagram

Present State				Next State				Flip Flop Inputs			
$Q3n$	$Q2n$	$Q1n$	$Q0n$	$Q3_{n+1}$	$Q2_{n+1}$	$Q1_{n+1}$	$Q0_{n+1}$	$T_3$	$T_2$	$T_1$	$T_0$
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	1	0	1	0	0	0	1	1
1	0	1	0	1	0	1	1	0	0	0	1
1	0	1	1	1	1	0	0	0	1	1	1
1	1	0	0	1	1	0	1	0	0	0	1
1	1	0	1	1	1	0	0	0	0	1	1
1	1	1	0	1	1	1	1	0	0	0	1
1	1	1	1	0	0	0	0	1	1	1	1

$T_3 :$

$$\begin{matrix} & \text{01} & \text{10} \\ \text{00} & & & \\ \text{01} & & & \\ \text{11} & & \text{1} & \\ \text{10} & & \text{1} & \\ \end{matrix}$$

$$T_3 = \varnothing_{2n} \oplus \ln \varnothing_{0n}$$

$T_2 :$

$$\begin{matrix} & \text{00} & \text{01} & \text{11} & \text{10} \\ \text{00} & & & & \\ \text{01} & & & & \\ \text{11} & & & \text{1} & \\ \text{10} & & & \text{1} & \\ \end{matrix}$$

$$T_2 = \varnothing \ln \varnothing_{0n}$$

$T_1 :$


$$\begin{matrix} & \text{00} & \text{01} & \text{11} & \text{10} \\ \text{00} & & \text{1} & \text{1} & \\ \text{01} & & \text{1} & \text{1} & \\ \text{11} & & \text{1} & \text{1} & \\ \text{10} & & \text{1} & \text{1} & \\ \end{matrix}$$

$$T_1 = \varnothing_{0n}$$

$T_0 :$

$$\begin{matrix} & \text{00} & \text{01} & \text{11} & \text{10} \\ \text{00} & \text{1} & \text{1} & \text{1} & \text{1} \\ \text{01} & \text{1} & \text{1} & \text{1} & \text{1} \\ \text{11} & \text{1} & \text{1} & \text{1} & \text{1} \\ \text{10} & \text{1} & \text{1} & \text{1} & \text{1} \\ \end{matrix}$$

$$T_0 = 1$$



Logic diagram of  $\div 16$  synchronous  
up counter

### Ans To The Ques No-5

```
module fsm (input i, clock, reset, output reg [2:0] out);
    reg [2:0] currentState, nextState;
    localparam [2:0] A = 3'b000,
                    B = 3'b001,
                    C = 3'b010,
                    D = 3'b011,
                    E = 3'b100;
```

always @ (\*)

case (currentState)

A : begin

nextState = (i==0) ? C : D ;

out = (i==0) ? 3'b10 : 3'b10 ;

end

B : begin

nextState = (i==0) ? A : C ;

out = (i==0) ? 3'b01 : 3'b11 ;

end

C : begin  
nextState = ( $i == 0$ ) ? D : A ;  
out = ( $i == 0$ ) ? 3'b10 : 3'b11 ;  
end

D : begin  
nextState = ( $i == 0$ ) ? E : A ;  
out = ( $i == 0$ ) ? 3'b10 : 3'b01 ;  
end

E : begin  
nextState = ( $i == 0$ ) ? E : E ;  
out = ( $i == 0$ ) ? 3'b10 : 3'b00 ;  
end

default : begin  
nextState = A ;  
out = 3'bXXX ;  
end

endcase

always@ (posedge clock, negedge reset)

if ( $\sim$ reset)

    currentState <= A;

else

    currentState <= nextState;

end-module