



EAST WEST UNIVERSITY

Project Report

Course Title: Digital Logic Design

Course Code: CSE 345

Topic: A 4-bit code converter for even parity converts the 4-bit input to 5-bit output so that even parity is ensured.

Submitted To:

Musharrat Khan

Senior Lecturer

Department of Computer Science and Engineering

Submitted By

Sharmin Akther Rima

ID: 2018-2-60-112

Department of CSE

Section: 03

Submitted Date: **September 12, 2021**

Problem Statement

A 4-bit code converter for even parity converts the 4-bit input to 5-bit output so that even parity is ensured.

Design Details

Truth Table:

Input Variable				Parity Bit				
A	B	C	D	P	E	F	G	H
0	0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	0	1
0	0	1	0	1	0	0	1	0
0	0	1	1	0	0	0	1	1
0	1	0	0	1	0	1	0	0
0	1	0	1	0	0	1	0	1
0	1	1	0	0	0	1	1	0
0	1	1	1	1	0	1	1	1
1	0	0	0	1	1	0	0	0
1	0	0	1	0	1	0	0	1
1	0	1	0	0	1	0	1	0
1	0	1	1	1	1	0	1	1
1	1	0	0	0	1	1	0	0
1	1	0	1	1	1	1	0	1
1	1	1	0	1	1	1	1	0
1	1	1	1	0	1	1	1	1

K-Map and Function for Output P:

CD \ AB	00	01	11	10
00		1		1
01	1		1	
11		1		1
10	1		1	

$$\begin{aligned}P &= A'B'C'D + A'B'CD' + A'BC'D' + A'BCD + ABC'D + ABCD' + AB'C'D' + AB'CD \\&= A'B'(C'D + CD') + A'B(C'D' + CD) + AB(C'D + CD') + AB'(C'D' + CD) \\&= A'B'(C \text{ xor } D) + A'B(C \text{ xnor } D) + AB(C \text{ xor } D) + AB'(C \text{ xnor } D) \\&= (C \text{ xor } D)(A'B' + AB) + (C \text{ xnor } D)(A'B + AB') \\&= (C \text{ xor } D)(A \text{ xnor } B) + (C \text{ xnor } D)(A \text{ xor } B) \\&= (C \text{ xor } D)(A \text{ xor } B)' + (C \text{ xor } D)'(A \text{ xor } B) \\&= (C \text{ xor } D) \text{ xor } (A \text{ xor } B) \\&= (A \text{ xor } B \text{ xor } C \text{ xor } D)\end{aligned}$$

K-Map and Function for Output E:

K-Map:

CD \ AB	00	01	11	10
00				
01				
11	1	1	1	1
10	1	1	1	1

$$E = A$$

K-Map and Function for Output F:

K-Map:

AB \ CD	00	01	11	10
00				
01	1	1	1	1
11	1	1	1	1
10				

$$F=B$$

K-Map and Function for Output G:

K-Map:

AB \ CD	00	01	11	10
00			1	1
01			1	1
11			1	1
10			1	1

$$G=C$$


K-Map and Function for Output H:

K-Map:


AB \ CD	00	01	11	10
00		1	1	
01		1	1	
11		1	1	
10		1	1	

$$H=D$$


Circuit Diagram



Simulation




Structural Verilog Code




```
1 module ex1 (input A,B,C,D, output P,E,F,G,H);
2     wire w1,w2;
3     xor g1(W1,A,B),
4         g2(W2,C,D),
5         g3(P,W1,W2);
6     and g4(E,A),
7         g5(F,B),
8         g6(G,C),
9         g7(H,D);
10 endmodule
```

Simulation




Behavioral Verilog Code 1.

Procedural Code:



```
1 module expt2 (input A,B,C,D,output reg P,E,F,G,H);
2 always@ (A,B,C,D) begin
3     P=0;
4     if (~A&~B&~C&D) P=1;
5     if (~A&~B&C&~D) P=1;
6     if (~A&B&~C&~D) P=1;
7     if (~A&B&C&D) P=1;
8     if (A&~B&~C&~D) P=1;
9     if (A&~B&C&D) P=1;
10    if (A&B&~C&D) P=1;
11    if (A&B&C&~D) P=1;
12    if (A==0)
13        E=0;
14    else E=1;
15    if (B==0)
16        F=0;
17    else F=1;
18    if (C==0)
19        G=0;
20    else G=1;
21    if (D==0)
22        H=0;
23    else H=1;
24
25 end
26 endmodule
27
```

Simulation



2. Continuous Code:

```
1 module ex1 (input A,B,C,D, output P,E,F,G,H);
2   assign P=(~A&~B&~C&D) | (~A&~B&C&~D) | (~A&B&~C&~D) | (~A&B&C&D) | (A&~B&~C&~D) | (A&~B&C&D) | (A&B&~C&~D) | (A&B&C&~D);
3   assign E=A;
4   assign F=B;
5   assign G=C;
6   assign H=D;
7 endmodule
```


Simulation

