



EAST WEST UNIVERSITY

Department of Computer Science and Engineering

Course Code: CSE360

Course Title: Computer Architecture

Section: 03

Semester: Spring 2024

Assignment 01

Submitted to:

Md. Ezharul Islam, Phd

Professor

Department of Computer Science and Engineering

Submitted by:

Name: B M Shahria Alam

ID: 2021-3-60-016

Date of submission: 10th March, 2024

Chapter-1

1.1 Personal computer (includes laptop): Personal computers normally deliver good performance to single users at low cost.

Server: Computer used to run large problems and usually accessed via a network.

Personal mobile device (including tablets):

These devices are battery operated with wireless connectivity to the internet and typically cost a little bit and as a PC it has software which is known as 'Apps'.

Super computer: Computer composed of hundreds to thousands of processors and terabytes of memory.

1.2

- a) Performance via Pipelining
- b) Dependability via Redundancy
- c) Performance via Prediction
- d) Make the common case fast
- e) Hierarchy of memories
- f) Performance via Parallelism.
- g) Design for Moore's Law
- h) Use Abstraction to Simplify Design.

1.3

The program is compiled into an assembly language program, which is then assembled into a machine language program.

$$\underline{1.5} \quad \omega) \text{ Performance of } (P_1) = \frac{\text{Clock Rate}}{\text{CPI}} = \frac{3 \times 10^9}{1.5} = 2 \times 10^9$$

$$\text{Performance of } (P_2) = \frac{\text{Clock Rate}}{\text{CPI}} = \frac{2.5 \times 10^9}{1} = 2.5 \times 10^9$$

$$\text{Performance of } (P_3) = \frac{\text{Clock Rate}}{\text{CPI}} = \frac{4 \times 10^9}{2.2} = 1.8 \times 10^9$$

\therefore The processor (P_3) result in the highest performance expressed in instruction per second.

$$\underline{b)} \text{ Number of cycles } (P_1) = (\text{Time} \times \text{clock rate})$$

$$= 10 \times 3 \times 10^9$$

$$= 30 \times 10^9 \text{ s}$$

$$\therefore \text{ Number of instructions } (P_1) = \frac{\text{Number of cycle}}{\text{CPI}}$$

$$= \frac{30 \times 10^9}{1.5}$$

$$= 20 \times 10^9$$

$$\text{Number of cycles } (P_2) = (\text{Time} \times \text{clock rate}) = 10 \times 2.5 \times 10^9 = 25 \times 10^9 \text{ s}$$

$$\therefore \text{ Number of instructions } (P_2) = \frac{\text{Number of cycle}}{\text{CPI}} = \frac{25 \times 10^9}{1} = 25 \times 10^9$$

$$\text{Number of cycles } (P_3) = (\text{Time} \times \text{clock rate}) = 10 \times 4 \times 10^9 = 40 \times 10^9 \text{ s}$$

$$\therefore \text{ Number of instructions } (P_3) = \frac{\text{Number of cycle}}{\text{CPI}} = \frac{40 \times 10^9}{2.2} = 18.18 \times 10^9$$

c) Consider the old cpu time is 10 second, time is decreased by 30%. 20% CPI increasing means $1.2 \times$ of the old CPI

$$\therefore \text{CPI}_{\text{new}} (P_1) = (1.2 \times \text{CPI}_{\text{old}}) = (1.2 \times 1.5) = 1.8$$

$$\text{CPI}_{\text{new}} (P_2) = (1.2 \times 1) = 1.2$$

$$\text{CPI}_{\text{new}} (P_3) = (1.2 \times 2.2) = 2.6$$

we know,

$$\text{clock rate} = \left(\frac{\text{Number of instruction} \times \text{CPI}}{\text{time}} \right)$$

$$\therefore \text{Clock rate } (P_1) = \left(\frac{20 \times 10^9 \times 1.8}{7} \right) = 5.14 \text{ GHz}$$

$$\therefore \text{Clock rate } (P_2) = \left(\frac{25 \times 10^9 \times 1.2}{7} \right) = 4.28 \text{ GHz}$$

$$\therefore \text{Clock rate } (P_3) = \left(\frac{18.18 \times 10^9 \times 2.6}{7} \right) = 6.75 \text{ GHz}$$

1.6

- a) Class A : 10^5 instr
Class B : 2×10^5 instr
Class C : 5×10^5 instr
Class D : 2×10^5 instr

$$\text{Time} = (\text{No. instr} \times \text{CPI}) / \text{clock rate}$$

$$\therefore \text{Total time } P_1 = (10^5 + 2 \times 10^5 \times 2 + 5 \times 10^5 \times 3 + 2 \times 10^5 \times 3) / (2.5 \times 10^9) \\ = 10.4 \times 10^{-4} \text{ s}$$

$$\therefore \text{Total time } P_2 = (10^5 \times 2 + 2 \times 10^5 \times 2 + 5 \times 10^5 \times 2 + 2 \times 10^5 \times 2) / (3 \times 10^9) \\ = 6.66 \times 10^{-4} \text{ s}$$

$$\text{CPI of } P_1 = (10.4 \times 10^{-4} \times 2.5 \times 10^9) / 10^6 \\ = 2.6$$

$$\text{CPI of } P_2 = (6.66 \times 10^{-4} \times 3 \times 10^9) / 10^6 \\ = 2.0$$

$$\text{b) Clock cycle } (P_1) = 10^5 \times 1 + 2 \times 10^5 \times 2 + 5 \times 10^5 \times 3 + 2 \times 10^5 \times 3 \\ = 26 \times 10^5$$

$$\text{Clock cycle } (P_2) = 10^5 \times 2 + 2 \times 10^5 \times 2 + 5 \times 10^5 \times 2 + 2 \times 10^5 \times 2 \\ = 20 \times 10^5$$

1.7

a) Execution time of A compiler 1.1 s
Execution time of B compiler 1.5 s

we know,

$$CPI = (T_{exe} \times b) / \text{No. instr}$$

$$\therefore \text{Compiler A } CPI = 1.1$$

$$\therefore \text{Compiler B } CPI = 1.25$$

$$\begin{aligned} b) b_B / b_A &= (\text{No. instr}(B) \times CPI(B)) / (\text{No. instr}(A) \times CPI(A)) \\ &= (1.2 \times 1.25) / (1 \times 1.1) \\ &= 1.37 \end{aligned}$$

$$c) T_A / T_{new} = 1.67$$

$$T_B / T_{new} = 2.27$$

So the speedup will be in the processor A by the new T_{new} .

1.8.1

we know,

$$\text{Capacitive load Processor, } C = \frac{2 \times \text{dynamic Power}}{(\text{voltage}^2 \times \text{frequency})}$$

1st,

$$\begin{aligned} \therefore C (\text{Pentium 4}) &= \frac{2 \times 90}{(1.25)^2 \times 3.6 \times 10^6} \\ &= 3.2 \times 10^{-3} \text{ F} \end{aligned}$$

2nd,

$$\begin{aligned} \therefore C (\text{Core i5}) &= \frac{2 \times 40}{(0.9)^2 \times 3.4 \times 10^6} \\ &= 2.9 \times 10^{-8} \text{ F} \end{aligned}$$

1.8.2

$$\begin{aligned} \text{Pentium 4} &\approx 10/100 \\ &= 10\% \end{aligned}$$

$$\begin{aligned} \text{Core i5} &= 30/70 \\ &= 42.9\% \end{aligned}$$

1.10.1

1st step:

$$\begin{aligned}\text{Wafer area} &= \pi \times (r^2) \\ &= 3.14 \times \left(\frac{15}{2}\right)^2 \\ &= 176.7 \text{ cm}^2\end{aligned}$$

$$\begin{aligned}\text{Die area} &= \frac{\text{Wafer area}}{\text{dies per wafer}} \\ &= \frac{176.7}{84} \\ &= 2.10 \text{ cm}^2\end{aligned}$$

$$\begin{aligned}\text{yei yield}_{(15\text{cm})} &= \frac{1}{\{1 + (\text{Defects per area} \times \text{pie area}/2)\}^2} \\ &= \frac{1}{\{1 + (0.020 \times 2.10/2)\}^2} \\ &= 0.959\end{aligned}$$

2nd step

$$\begin{aligned}\text{wafer area} &= \pi r^2 \\ &= 3.14 \times \left(\frac{20}{2}\right)^2 \\ &= 314 \text{ cm}^2\end{aligned}$$

$$\begin{aligned}\text{Die area} &= \frac{\text{wafer area}}{\text{dies per wafer}} \\ &= \frac{314}{100} \\ &= 3.14 \text{ cm}^2\end{aligned}$$

$$\begin{aligned}\text{yield}_{(20\text{cm})} &= \frac{1}{\{1 + (\text{Defects per area} \times \text{pie area}/2)\}^2} \\ &= \frac{1}{\{1 + (0.031 \times 3.14/2)\}^2} \\ &= 0.910\end{aligned}$$

1.10.2

$$\text{Cost per die}_{(15\text{cm})} = 12 / (84 \times 0.9593) \\ = 0.1489$$

$$\text{Cost per die}_{(20\text{cm})} = 15 / (100 \times 0.9093) \\ = 0.1650$$

1.10.3

$$\text{die area}_{(15\text{cm})} = \text{wafer area} / \text{dies per wafer} \\ = \{3.1416 \times (7.5)^2\} / (84 \times 1.1) \\ = 1.91 \text{ cm}^2$$

$$\text{yield}_{(15\text{cm})} = 1 / (1 + (0.020 \times 1.15 \times 1.91/2))^2 \\ = 0.9575$$

$$\text{die area}_{(20\text{cm})} = \text{wafer area} / \text{dies per wafer} \\ = 3.1416 \times 10^2 / (100 \times 1.1) \\ = 2.86 \text{ cm}^2$$

$$\text{yield}_{(20\text{cm})} = 1 / (1 + (0.03 \times 1.15 \times 2.86/2))^2 \\ = 0.9082$$

1.11

We know,

$$\text{Clock rate} = 1 / \text{cycle time}$$

$$\therefore \text{Clock rate} = \frac{1}{0.333 \text{ ns}}$$

$$= 3 \text{ GHz}$$

$$\therefore \text{CPI} = \frac{3 \times 10^9 \times 750}{2.389 \times 10^{12}}$$

$$= 0.94$$

1.12

$$\text{CPU time} = \frac{\text{CPI} \times \text{Instruction Count}}{\text{Clock rate}}$$

$$\therefore P_1(\text{CPU}) = \frac{0.9 \times 5 \times 10^9}{4 \times 10^9}$$

$$= 1.125 \text{ sec}$$

$$\therefore P_2(\text{CPU}) = \frac{0.75 \times 1 \times 10^9}{3 \times 10^9}$$

$$= 0.25 \text{ sec}$$

Here CPU time of $P_1(\text{CPU}) = 1.125 \text{ sec}$ greater than the CPU time of $P_2(\text{CPU}) = 0.25 \text{ sec}$ the processor P_2 perform better than the processor P_1 .

There fore even the clock rate of the processor P_1 is greater than the clock rate of P_2 , P_2 perform better than P_1 which shows that statement the computer with largest clock rate have the largest performance is false.