

## **EAST WEST UNIVERSITY**

Department of Computer Science and Engineering B.Sc. in Computer Science and Engineering Program Mid Term II Examination, Fall 2021 Semester

Course: CSE 345 Digital Logic Design, Section-3

Instructor: Musharrat Khan, Senior Lecturer, CSE Department

Full Marks: 40 (20 will be counted for final grading)

Time: 1 Hour and 25 Minutes (Including Submission)

**Note:** There are SIX questions, answer ALL of them. Course Outcome (CO), Cognitive Level and Mark of each question are mentioned at the right margin.

1. Consider that ABCD is a 4-bit input and F is a 1-bit output of a combinational circuit.

The output is F = 1 for both case 1 and case 2:

EP1,EP2, Mark: 6]


[CO3,C3,

Case 1: When only A and D are 1 Case 2: When only B and C are 1 **Design** the combinational circuit.

**2. Analyze** the following circuit by constructing truth table of the outputs.

[CO2,C4,

EP1, Mark: 8]



**3. Design** a full-adder using only AND, EXOR, and OR gates. [Draw block diagram, construct truth table, determine Boolean equations of outputs, and draw logic diagram] Mark: 6]

**4. Design** a 10 × 4 Encoder for active-HIGH inputs. [Draw block diagram, construct truth table, determine Boolean equations of outputs, and draw logic diagram] [CO3,C6, Mark: 6]

## 12 December, 2021

[CO3,C6,

Mark: 8]

number of 8 × 1 MUXs. [Properly label all inputs and outputs]

6. Write a Procedural Verilog description using case statement for implementing a 8× 1 [CO3,C6, MUX with active-LOW Enable input.

EP1,EP2, Mark: 6]

5. Given that only  $8 \times 1$  MUXs are available. Design a  $32 \times 1$  MUX using necessary