

Chapter 8 Encoders, Decoders, Multiplexers, and Demultiplexers


8.2 Encoders

8.2.1 Design of Encoders

An *encoder* is a combinational circuit that has 2^n (or less) input lines and n output lines. Only one of the input lines is activated at a given time. The output lines generate the binary code corresponding to the activated input. The input lines can be activated in two ways — by setting the activated input to 0 and the other inputs to 1 (active-LOW input) or by setting the activated input to 1 and the other inputs to 0 (active-HIGH input). The block diagram and truth tables of an







		O	utpu	ıts						
D_7	$D_{\rm 6}$	D_5	D_4	D_3	D_2	D_1	$D_{\rm 0}$	O_2	O_1	O_0
1	1	1	1	1	1	1	0	0	0	0
1	1	1	1	1	1	0	1	0	0	1
1	1	1	1	1	0	1	1	0	1	0
1	1	1	1	0	1	1	1	0	1	1
1	1	1	0	1	1	1	1	1	0	0
1	1	0	1	1	1	1	1	1	0	1
1	0	1	1	1	1	1	1	1	1	0
0	1	1	1	1	1	1	1	1	1	1

(b) Truth table for active-LOW input

For active-LOW input

active-LOW input

$$O_0 = D_1' + D_3' + D_5' + D_7' = (D_1 D_3 D_5 D_7)'$$

$$O_1 = D_2' + D_3' + D_6' + D_7' = (D_2 D_3 D_6 D_7)'$$


$$O_2 = D_4' + D_5' + D_6' + D_7' = (D_4 D_5 D_6 D_7)'$$


For active-LOW input

$$O_0 = D_1' + D_3' + D_5' + D_7' = (D_1 D_3 D_5 D_7)'$$

$$O_1 = D_2' + D_3' + D_6' + D_7' = (D_2 D_3 D_6 D_7)'$$

$$O_2 = D_4' + D_5' + D_6' + D_7' = (D_4 D_5 D_6 D_7)'$$





		О	utpi	ıts						
D_7	$D_{\rm 6}$	D_5	D_4	D_3	D_2	D_1	$D_{\rm 0}$	O_2	O_1	O_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

(d) Truth table for active-HIGH input

For active-HIGH input


$$O_0 = D_1 + D_3 + D_5 + D_7$$

 $O_1 = D_2 + D_3 + D_6 + D_7$
 $O_2 = D_4 + D_5 + D_6 + D_7$

For active-HIGH input

$$O_0 = D_1 + D_3 + D_5 + D_7$$


 $O_1 = D_2 + D_3 + D_6 + D_7$
 $O_2 = D_4 + D_5 + D_6 + D_7$




8.3 Decoders

8.3.1 Design of Decoders

A decoder is a combinational circuit that accepts n inputs that represent a binary code and activate only the output that corresponds to the input code. The number of output lines may be a maximum of 2^n . If the n-bit decoded information has unused or <u>don't</u> care combinations, the decoder output will have less than 2^n outputs. The output lines can be activated in two ways – by setting the activated output to 0 and the other outputs to 1 (active-LOW output) or by setting the activated output to 1 and the other outputs to 0 (active-HIGH output). If the number of output lines is less than 2^n , the decoder is often designed such that all the outputs remain inactivated when an invalid input combination (unused code) is applied.




(a) Block diagram for active-LOW output



(c) Block diagram for active-HIGH output

Binary-to-Octal Decoder



In	put	S		Outputs								
A_2	A_1	A_0	0,	O_6	05	O_4	O_3	O_2	O_1	O_0		
0	0	0	1	1	1	1	1	1	1	0		
0	0	1	1	1	1	1	1	1	0	1		
0	1	0	1	1	1	1	1	0	1	1		
0	1	1	1	1	1	1	0	1	1	1		
1	0	0	1	1	1	0	1	1	1	1		
1	0	1	1	1	0	1	1	1	1	1		
1	1	0	1	0	1	1	1	1	1	1		
1	1	1	0	1	1	1	1	1	1	1		

(b) Truth table for active-LOW output

For active-LOW output

$$O_0 = A_2 + A_1 + A_0 = (A'_2 A'_1 A'_0)'$$

$$O_1 = A_2 + A_1 + A'_0 = (A'_2 A'_1 A_0)'$$

$$O_2 = A_2 + A'_1 + A_0 = (A'_2 A_1 A'_0)'$$


$$O_3 = A_2 + A'_1 + A'_0 = (A'_2 A_1 A_0)'$$


$$O_4 = A'_2 + A_1 + A_0 = (A_2 A'_1 A'_0)'$$

$$O_5 = A'_2 + A_1 + A'_0 = (A_2 A'_1 A_0)'$$

$$O_6 = A'_2 + A'_1 + A'_0 = (A_2 A'_1 A'_0)'$$

$$O_7 = A'_2 + A'_1 + A'_0 = (A_2 A_1 A'_0)'$$





In	Inputs			Outputs								
A_2	A_1	A_0	0,	O_6	O_5	O_4	O_3	O_2	O_1	O_0		
0	0	0	0	0	0	0	0	0	0	1		
0	0	1	0	0	0	0	0	0	1	0		
0	1	0	0	0	0	0	0	1	0	0		
0	1	1	0	0	0	0	1	0	0	0		
1	0	0	0	0	0	1	0	0	0	0		
1	0	1	0	0	1	0	0	0	0	0		
1	1	0	0	1	0	0	0	0	0	0		
1	1	1	1	0	0	0	0	0	0	0		

(d) Truth table for active-HIGH output

For active-HIGH output

active-HIGH output

$$O_0 = A'_2 A'_1 A'_0$$

$$O_1 = A'_2 A'_1 A_0$$

$$O_2 = A'_2 A_1 A'_0$$


$$O_3 = A'_2 A_1 A_0$$

$$O_4 = A_2 A'_1 A'_0$$


$$O_5 = A_2 A'_1 A_0$$

$$O_6 = A_2 A_1 A'_0$$

$$O_7 = A_2 A_1 A_0$$



BCD-to-Decimal Decoder with active-LOW output:



	Inp	outs						Out	puts				
A_3	A_2	A_1	A_0	<i>O</i> ₉	O_8	O_7	O_6	05	O_4	O_3	O_2	O_1	O_0
0	0	0	0	1	1	1	1	1	1	1	1	1	0
0	0	0	1	1	1	1	1	1	1	1	1	0	1
0	0	1	0	1	1	1	1	1	1	1	0	1	1
0	0	1	1	1	1	1	1	1	1	0	1	1	1
0	1	0	0	1	1	1	1	1	0	1	1	1	1
0	1	0	1	1	1	1	1	0	1	1	1	1	1
0	1	1	0	1	1	1	0	1	1	1	1	1	1
0	1	1	1	1	1	0	1	1	1	1	1	1	1
1	0	0	0	1	0	1	1	1	1	1	1	1	1
1	0	0	1	0	1	1	1	1	1	1	1	1	1
1	0	1	0	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1
1	1	0	0	1	1	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1

$$O_0 = A_3 + A_2 + A_1 + A_0 = (A_3' A_2' A_1' A_0')'$$

$$O_1 = A_3 + A_2 + A_1 + A_0' = (A_3' A_2' A_1' A_0)'$$

$$O_2 = A_3 + A_2 + A_1' + A_0 = (A_3' A_2' A_1 A_0')'$$

$$O_3 = A_3 + A_2 + A_1' + A_0' = (A_3' A_2' A_1 A_0)'$$

$$O_4 = A_3 + A_2' + A_1 + A_0 = (A_3' A_2 A_1' A_0')'$$


$$O_5 = A_3 + A_2' + A_1 + A_0' = (A_3' A_2 A_1' A_0)'$$

$$O_6 = A_3 + A_2' + A_1' + A_0' = (A_3' A_2 A_1' A_0)'$$

$$O_7 = A_3 + A_2' + A_1' + A_0' = (A_3' A_2 A_1 A_0')'$$


$$O_8 = A_3' + A_2 + A_1' + A_0' = (A_3 A_2' A_1' A_0)'$$

$$O_9 = A_3' + A_2 + A_1 + A_0 = (A_3 A_2' A_1' A_0)'$$



8.3.2 Decoders with Enable Input

Some decoders have <u>enable</u> input that is used to control the operation of the decoder. If the enable input is active, the output corresponding to the input is activated. If the enable input is not active, no output is activated. The block diagram and truth table of a 2-to-4-line decoder with



I	npu	ts	98	Out	puts	3
E	A_1	A_0	O_3	O_2	O_1	O_0
0	0	0	1	1	1	0
0	0	1	1	1	0	1
0	1	0	1	0	1	1
0	1	1	0	1	1	1
1	0	0	1	1	1	1
1	0	1	1	1	1	1
1	1	0	1	1	1	1
1	1	1	1	1	1	1


$$O_0 = E + A_1 + A_0 = (E'A'_1A'_0)'$$

 $O_1 = E + A_1 + A'_0 = (E'A'_1A_0)'$
 $O_2 = E + A'_1 + A_0 = (E'A_1A'_0)'$
 $O_3 = E + A'_1 + A'_0 = (E'A_1A_0)'$

13

$$O_0 = E + A_1 + A_0 = (E'A'_1A'_0)'$$


 $O_1 = E + A_1 + A'_0 = (E'A'_1A_0)'$
 $O_2 = E + A'_1 + A_0 = (E'A_1A'_0)'$
 $O_3 = E + A'_1 + A'_0 = (E'A_1A'_0)'$




- active-LOW Enable Input and active-HIGH Outputs
- active-HIGH Enable Input and active-HIGH Outputs
- active-HIGH Enable Input and active-LOW Outputs


8.3.3 Expansion of Decoder


Implementation of 4X16 Decoder with 2X4 Decoders (active-LOW Enable Input and active-LOW outputs)




Implementation of AXIG Decoder with 2XA Decoders












(b) Implementation of 4-to-16-line decoder with 2-to-4-line decoders






8.3.4 Combinational Logic Implementation with


Decoder






Implementation of CPOS Function
$$F_1(A,B,C) = \Pi(0,3,5,6)$$

$$F_2(A,B,C) = \Pi(1,2,3,4)$$







8.7 Multiplexers (MUX)

8.7.1 Design of Multiplexers


A digital multiplexer (MUX in short) is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a <u>particular input</u> line is controlled by a set of address lines (also called selection lines). Normally, there are 2ⁿ input lines and n address lines whose bit combinations determine which input is selected.






$$O = I_0 A_1' A_0' + I_1 A_1' A_0 + I_2 A_1 A_0' + I_3 A_1 A_0$$


8.7.2 Multiplexer with Enable Input





E	A_1	A_{0}	0
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0





$$O = I_0 E' A'_1 A'_0 + I_1 E' A'_1 A_0 + I_2 E' A_1 A'_0 + I_3 E' A_1 A_0$$












A3 A2 A1 A0



Binary	Minterms
0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9
1010	10
1011	11
1100	12
1101	13
1110	14
1111	15

	Binary Minterns
	0000
	1000 8
	Binary Minterns
•	0001 1
	1001 9
1	0,8
	1,9
1	2,10
	3,11
	4,12
	5,13
	6,14
١	


F(A,B,C,D) = \(\Sigma(0,2,3,6,8,9,12,14)\)
Implement the function using 8x1 Mux.

Implementation Table:

						I5		I7.
A'	0	1	2	3	A	ଚ	6	7
A	8	9	10	11	12	13	14	15
				<u> </u>				

F(A,B,C,D) = \(\Sigma(0,2,3,6,8,9,12,14)\)
Implement the function using 8x1 MUX.


Implementation Table:




 $F(A,B,C,D) = \Sigma(0,2,3,6,8,9,12,14)$ Implement the Function using 8x1 MUX.

Implementation Table:

	Io	I1	12	I_3	IA	Is	IG	I7	
\mathbb{A}'	(6)	1	2	3	A	তি	6	7	
A	8	9	10	11(12	13	14)	15	
	1	A	A'	A'	A	- ·O	1	0	7



$$F(A,B,C) = \sum (1,3,5,6)$$




(a) Implementation with multiplexer

Minterm	A	В	C	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0

(c) mplementation table

(b) Truth table

$$F(A,B,C,D) = \sum (0,1,3,4,8,9,15)$$



(b) Implementation with multiplexer