

Assignment -2

Course Info:

Course Name: Computer Architecture

Course Code: CSE360

Section: 01

Semester: Spring 2023

Course Instructor:

Md. Ezharul Islam

PhD Professor

Department of Computer Science and Engineering

Students Info:

Name: Md. Sabbir Hossain

ID: 2020-2-60-107

65%

a.

We already computed clock cycle times for pipelined and single cycle organization, and the multi-cycle organization has the same clock cycle time as pipelined organization. We'll compute execution times relative to the pipelined organization. In single-cycle, every instruction takes one (long) clock cycle. In pipelined, a long-running program with no pipeline stalls completes one instruction in every cycle. Finally, a multicycle organization completes à LW in 5 cycles, a SW in 4 cycles (no WB), an ALV instruction in 4 cycles (no MEM), and a BEQ in 4 cycles (no WB). So we've the speedup of pipeline.

Multi cycle execution time is X times pipelined execution time, where X

single-cycle execution time is x times pipelined execution tion time, Where X is:

0.20*5+0.80*4=4.20

1250 ps /350 ps = 3.57

4.10

4.10.1 In the pipelined executing shown below, *** represents a stall When an instruction can't be fetched because a load or store instruction is using the memory in that cycle. excles are represented from left to right, and for each instruction we show the pipeline stage it is in during that eyele:

data hazard & (sue) as the on

the last instituetion

alven). The report 18 saved be

Instruction	Pipeline Stage	cycle
SWR16,12 (R6)	IF ID EX MEM WB	
LW R16,8 (R6)	IF ED EX MEM WB	11
BEQ RJ, R4, L6]	*** *** IF ID EX MEM WB	
ADD R5, R1, R4	IF ID EX MEM !	MB
SLT R3, R15, R4	Exercised to storges	
7	1013	

4.10.3 Stall-on-branch delays the fetch of the next instruction until the branch is executed. When branches execute in the EXE stage, each branch causes two stall cycles. When branches excute in the ID stage, each branch only causes one stall cycle. Without branch stalls (e.g., with perefect branch prediction) there 're no stalls, and the execution time is 4 plus the number of executed instructions. We've:

Instruction	Brancher	cycles with breanch in EXE	cycles with breanch in ID	Speedup
5	1	4+5+1*2	4+5+1*1	11/10
		= 11	=10	=1.10

New ID latency	New EX latency	New cycle time	cycle	spee - Jup
180ps	140 ps	200ps (IF)	time	(11*200)
manu big	lock view	(a) X)	200ps (IF)	= 1·10

the analysis to reduce the

4.10.6 april 2 marcolai - tasemol 3/11 The cycle time remains unchanged: a 20 Ps reduction is Ex latency has no effe -et on clock cycle time because Ex is not the longest - latency stage. The change does affect execution time because it adds one additional stall eyele to each breanch. Because the clock cycle time doesn't improve but the number of cycle increases, the speedup from this change will be below 1 (a slowdown); In 4.10.3 we alrea -dy computed the number of eyeles when branch is in Ex stage The number of cycles for the (normal)

5 stage and the (combined EX /MEM)

4 stage pipeline is already computed in

4.10.2. The clock cycle time is equal

to the latency of the longest-latency

stage. Combining EX and MEM

combined EX/MEM stage becomes

the longest-latency stage;

excle time with 5 stages	excle time with 4 stages	speedup
200 ps (IF)	210ps (MEM+ 20ps)	(9*200)/(10*200) = 1-10 1.07

We've:

cycles with bran - ches in EX	time (breanch) im EX)	breanch in MEM	Execution time (breanch in MEM)	
a 1*2=11 =	11 200ps	4+5+	12*200ps = 2400ps	0.92

4.11.1

· 3 poto

		the state of the s
	LW R1,0(R1)	WB
	LW R1,0 (R1)	EX MEM WB
1	BEO RI, RO, Loop	ID *** EX MEM WB
1	LW R1,0(R1)	TF *** ID EX MEM WB
۱	1,-/,-/,-	IF ID *** EX MEM WB
1	LW R1,0(R1)	
1	LW R1, O(R1)	The The The Tuliki
1	BEQ RI, RO, Loop	IF ID *** IF ***
		aulis transfer of the

toop identation all stages de lastralis

The feel House Pe is that

4.11.2 In a particular clock cycle, a pipeline stage is not doing useful work it it's co stalled or if the instruction going through that stage is not doing any useful work there. In the pipeline execution diagram from 4.11.1, a stage is stalled it it's name is not foun shown fore a particular eycles, and stages in Which three particular instruction is not doing useful work are marked in blue. Note that a BEO instruction is doing useful work in the MEM stage, because it's determining the correct value of the next instructions PC in that stage. Welve:

Cycle perc 100p intercation	cycles in Which all stages do useful work	in which all stages dock
8	0	0%.

4.13.3

THE TO AUGUST X PURIN

ALVIN 1 = 0, ALVIN

A: Pewale = 1

With forwarding, the hazard detection unit is still needed because it must insert a one-cycle stall Whenever the load supplies a value to the instruction that immediately follows the load. Without the hazard detection unit, the instruction that depends on the immediately preceding load gets the stale value the register had before the load imstruction.

code executes connectly (for both loads, there is no RAW dependence between the load and the next instruction).

(UV 82,0(82)

成 83.85,83

8N R3, 0 (RE)

4.13.4 The outputs of the hazared detection unit are PC Wreite, IF/ID Wreite, and ID/ Exzerco (which controls the Mux after the output of the control unit). Note that IF/ID Wrute is always equal to PC Write, and ED/EX zereo is always the opposite of PCWrite. As a result, we'll only show the value of PCWrite for each cycle. The outputs of the foreware -ding unit is ALV in 1 and ALV in 2, Which control Muxes that select the firest and second input of the ALU. The three possible value oforc Alvin 1 or Alvin 2 arce 0 (no forwarding), 1 (forward ALV output from previous instruction), or 2 (foreward date value forc second - previous instruction We have: Hastab brosser

tere and output mambers of the outpu

register. The Rtheld from the IDI EXI

detection, unit in Figure 4.60.

4.13.5 The instruction that's currently in the ID stage needs to be stalled if it depends on a value produced by the improvetion in the EX ore the improvetion in the MEM stage. SO we need to check the destination register of these two imtruction. For the imtruction in the EX stage, we need to check Rd force R-type instructions and Rd for loads. For the instruction in the MEM stage, the destination registers is already selected (by the Mux in the EX stage) so we need to check that register number (this is the bottomost output of the EX/MEM Pipeline registers). The additional imput to the hazard detection unit are neglis -ter and output number of the output register from the EX/MEM pipeline register. The Rt field from the IDI EX regis -ere is already, an imput of the hazared No additional outputs are needed. We can sta between the value read from Registers, the ALU output from the EX/MEM pipeline register, and the data value from the mem/WB pipeline register. The complexity of the new forwarding unit is the same as the complexity of the removements

4.75 2 2 At prince y boards is decemb

4.15.1 Each branch that's not correctly predicted by the always - taken predictor will cause 3 stall eycles, so we've:

Extra CPI

3*(1-0.45)* 0.25 = 0.41

or blunds that exchanging not should so

4.15.2 Each branch that not connectly predicted by the always-not-taken predictor will cause 3 stall cycles, so we've:

Extra CPI 3*(1-0.55)*0.25=0.34

4.15.3 Each breamen that not correctly predicted by the 2-bit predictor will came 3 stall eyeles, so we've:

 $\frac{\text{Extra CPI}}{3*(1-0.85)*0.25=0.113}$

4.15.4 Conrectly predicted breanches had CPI of I and now they become ALV imstructions whose CPI is abot. Incorrectly predicted instructions that are converted also become ALV instructions with a CPI of I, so we've:

CPI without conversation Speedup from convernation $(2.7)^{1/2}$ (1-0.85)* (

-tion now takes an extra cycle to enocute, so we've:

100000000000000000000000000000000000000	without vera ation	CPI with convernation	speedup from
1	.113	1+(1+3*(1-0.85)*	1.113/1.181
	4	1	= 0.94

4.15.6 Let the total numbers of breanch instruction -m executed in the program be B. We have:

Predicted	correctly predicted non-loop-back	- back brownehes
B* 0.85	B*0.05	(B*0.05/(B*0.20) = 0.25 (25%)

4.16.1

Always Taken	Always Non-taken
3/5 = 60%	2/5 = 90%

there is no waremup perciod for the given patteren, the warem-up perciod for the for the opposite pattern is only one breanch.

4.17.1 4.17.1

Instruction 1	Instruction 2
Invalid target address	Invalid data address (MEM

4.17.2

The Mux that selects the next Pc must have inputs added to it. Each inputs a constant address of an exception handlers. The exception detectors must be added to the appropriate pipeline stage and the outputs of these detectors must be used to control the pree-PC Mun, also to convert to NOPs instruction that are attready in the pipeline behind the exception truggering instruction.

4.19.4

Before the change, the control unit decodes the instruction while register reads are happening.

After the change, the latencies of control and Register Read can't be overlapped. This increases the latency of the ID stage and could affect the processor's clock cycle time if the ID stage becomes the langest-latency stage.

We have:

Clock eyele time before	clock eycle time after change
	No change (150ps + 90 ps <250ps)

3.5.1

Assuming the address given as byte add resses, each group of 16 accesses will map to the same 32-byte block so the eache will have a miss reate of 1/16. All misses are compulsory misses. The miss rate isn't sensetive to to the asize of the eache on the size of the working set. It's, howeve -reg semitive to the access patteren and block size. 3.3.2 PARA 19

The miss reates are 1/8, 1/32, and 2/64, respectively. The workload is exploting temporal Locacity. 3.3.4

AMAT for B = 8:0.040x (20x8) = 6.40 for B = 16: 0.030 x (20x16) = 9.60 AMAT AMAT for B=32:0.020 x (20 x32) = 12.80 AMAT for B = 64:0.015 x (20 × 64) = 19.20 AMAT for B = 128: 0.010 x (20 x 128) = 25.60

B=8 is optimal

5. 5. 5

AMAT for B = 8:0.040 x (24+8)=1.28

AMAT for B = \$6:0.030 x (24+16) = 1.20

AMAT forc B = 32: 0.020 x (24+32)=1.12

AMAT for B = 64: 0.015 x (24+64)=1.32

AMAT forc B = 128: 0.010 x (24+128)= 1.52

B = 32 is optimal.

5.6.6

P1 AMAT = 0.66 m + 0.08 X X 0 m = 6.26 m P2 AMAT = 0.90 m + 0.06 x (5.62 m + 0.95 π X 0 m) = 5.23 m

For P1 to match P2's percformance:

the of syllings a

5.23 = 0.66 m + MR x x 0 m MR = 6.5%

1997 For B-1282 PACION P

5.7.2

since this cache is fully associative and has one world blocks, the world address is equivalent to the tag. The only possible way fore there to be a hit is a repeated reference to the same word, which doesn't occur for this sequence.

1	N. S. Laberton	
Tag	Hit/Miss	Contents.
3	M	3
180	m	3,180
93	m	3,180,43
191	m	3, 180, 43, 2
88	$\frac{1}{m}$	3,180,43,2,+91
190	m	3,180, 43, 2,191,88
19	m	3, 180, 43, 2, 191, 88, 100
181	m	3,180, 43, 2,191,00 100
94	m	181, 49, 43, 2, 191, 88, 190,
186		1202, 79, 93, 2, 191, 88, 10
	m	181, 44, 186, 2, 191, 88
253	- m	281, 44, 186, 253, 191
	3	

				5.2
4	5.7.3			
	Addre	ss Tag	Hit/Miss	contents
	3	1	m	1 2 2 2 2
1	180	90	m	1,90
	93	21	m	1,90,21
1.	?	1	H	1,90,21
	191	95	m'	1,90,21,95
L	88	94	m	1,90,21,95,44
	190	95	H	1,90,21,95,44
	14	Z	m	1,90,21,95,44,7
-	181	90	H	1,90, 21,95,44,7
-	99	22	m	1,90,21,95,44,7,22
1	86	143	m	1,90, 21, 95, 99, 7, 22,143
2	53	226	m	1,90,126,95,94,7,22,
	82.3	135.40	181	143

- 100

The final reference replaces tag 21 in the cache, since tags I and 90 had been newsed at time = 3 and time = 8 While 21 hadn't been used since time = 2. Miss rate = 9/12 = 75%

This is the best possible miss rate, since there were no misses on any block that had been previously evicted from the cache. Infact, the only eviction was fore tag 21, which is only referen-Double auconomy seekers ced once.

ाट रिकार्गाक अवस्थित अवस्था मानाहरू के जीवार अविवास

SEE 4 - 6 00 5 X 3 5 0 - 0 + 21) X 10.

WELLS = (000 4 210,0 + 22) X 80.

== (14 5 / 14 5 6 3) Begliss = 140

E = (1002, 1008.1) Beilles = 190

15 Kern 8 " BUELL STORED KNOW SHE Spend

toonibeanibeans of comment baylor

52 - 105 July - 730 2 22

```
5.7.4
 L1 only
 · 07 x 100 = 7 m
 CPI = 7m/. 5m = 14
 Direct mapped 12:
 · 07 × (12 + 0. 035 × 100) = 1.1 m
CPI = ceiling (1.1 m/. 5m) = 3
 8 - way set associated 12:
 · 07 x (28+0.015 x100) = 2.1 m
 CPI = ceiling (2.1m/.5m)=5
 Double memory access time, L1 only:
 · 07 x 200 = 14 m
 CPI = 14m/. 5m = 28
Double memory access time, direct mapped 12:
 ·01×(12+0.035×200)=1.3m
 CPI = ceiling (1.3m/,5m) = 3
Double memory access time, 8-way set associated
·07 X (28+0.015 X 200) = 2.2m
CPI = ceiling (2.2 m/.5 m) = 3
Halved memory access time, L1 only:
 .0x x 20 = 3.2 m
CPI = 3.5 m / 5m = 7
Halved memory access time, direct mapped 12:
0.7x(12+0.035x50)=1.0m
CPI = ceiling (1.1 m/.5m)=2
Halved memory accountine, 8 way set associated
```

GI = ceiling(2.1m/.5m) = 5

5.2.5

Adding the L3 cache does reduce the overall memory access time, which is the main advantage of having a L3 cache. The disadvantage is that the L3 cache takes real estate away from having athere types of resources, such as functional units.

5.2.6

Even if the miss rate of the L2 cache was 0, a 50 m access time given AMAT = .07×50 = 3.5 m, which is greater than the 1.1 m and 2.1 m given by the on-chip L2 caches. As such, no size will acheive the perconmance goal.