

EAST WEST UNIVERSITY

Project Report

Course Title: Digital Logic Design

Course Code: CSE 345

Topic: A 4-bit code converter for even parity converts the 4-bit input to 5-bit output so that even parity is ensured.

Submitted To: **Musharrat Khan**

Senior Lecturer
Department of Computer Science and Engineering

Submitted By

Sharmin Akther Rima

ID: 2018-2-60-112

Department of CSE

Section: 03

Submitted Date: September 12, 2021

Problem Statement

A 4-bit code converter for even parity converts the 4-bit input to 5-bit output so that even parity is ensured.

Design Details

Truth Table:

Input Variable			Parity Bit					
A	В	C	D	P	E	F	G	Н
0	0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	0	1
0	0	1	0	1	0	0	1	0
0	0	1	1	0	0	0	1	1
0	1	0	0	1	0	1	0	0
0	1	0	1	0	0	1	0	1
0	1	1	0	0	0	1	1	0
0	1	1	1	1	0	1	1	1
1	0	0	0	1	1	0	0	0
1	0	0	1	0	1	0	0	1
1	0	1	0	0	1	0	1	0
1	0	1	1	1	1	0	1	1
1	1	0	0	0	1	1	0	0
1	1	0	1	1	1	1	0	1
1	1	1	0	1	1	1	1	0
1	1	1	1	0	1	1	1	1

K-Map and Function for Output P:

CD	00	01	11	10
AB				
00		1		1
01	1		1	
11		1		1
10	1		1	

P= A'B'C'D+A'B'CD'+A'BC'D'+A'BCD+ABC'D+ABCD'+AB'C'D'+AB'CD

$$=A'B'(C'D+CD')+A'B(C'D'+CD)+AB(C'D+CD')+AB'(C'D'+CD)$$

$$=A'B'(C \times D)+A'B(C \times D)+AB(C \times D)+AB'(C \times D)$$

$$=(C \times D) (A'B' + AB) + (C \times D) (A'B + AB')$$

$$=(C \times D)(A \times B)+(C \times D)(A \times B)$$

$$=(C \times D) (A \times B)' + (C \times D)' (A \times B)$$

$$=(C xor D) xor (A xor B)$$

$$=$$
(A xor B xor C xor D)

K-Map and Function for Output E:

K-Map:

AB CD	00	01	11	10
00				
01				
11	1	1	1	1
10	1	1	1	1

E=A

K-Map and Function for Output F:

K-Map:

AB CD	00	01	11	10
00				
01	1	1	1	1
11	1	1	1	1
10				

F=B

K-Map and Function for Output G:

K-Map:

AB CD	00	01	11	10
00			1	1
01			1	1
11			1	1
10			1	1

G=C


K-Map and Function for Output H:

K-Map:


AB CD	00	01	11	10
00		1	1	
01		1	1	
11		1	1	
10		1	1	

H=D

Circuit Diagram




Simulation



Structural Verilog Code

```
🖸 💢 🛂 🧳 🧇
ico Ci ex1
                                            Simulation Report
     module exl (input A,B,C,D, output P,E,F,G,H);
 1
 2
         wire w1,w2;
 3
         xor gl(Wl,A,B),
 4
             g2(W2,C,D),
 5
             g3(P,W1,W2);
 6
         and g4(E,A),
 7
             g5(F,B),
 8
             g6(G,C),
             g7(H,D);
 9
10
       endmodule
```

Simulation




Behavioral Verilog Code 1.

Procedural Code:

```
🎨 expt2.v
                                                                                       expt2.vv
                                           Compilation Report - Flow Summary
-
       1 ≡module expt2 (input A, B, C, D, output reg P, E, F, G, H);
       2 ≡always@(A,B,C,D) begin
4
       3 P=0;
248
       4 if (~A&~B&~C&D) P=1;
{}
       5 if (~A&~B&C&~D) P=1;
E
       6 if(~A&B&~C&~D)P=1;
Œ
       7
         if (~A&B&C&D) P=1;
4
       8 if (A&~B&~C&~D) P=1;
*
       9 if (A&~B&C&D) P=1;
%
      10 if (A&B&~C&D) P=1;
*
      11
         if (A&B&C&~D) P=1;
0
      12
          if (A==0)
\mathbb{Z}
      13
         E=0;
      14
          else E=1;
if (B==0)
      15
267
268
         F=0;
      16
      17
          else F=1;
1
          if (C==0)
      18
          G=0;
      19
      20
          else G=1;
3
          if (D==0)
      21
          H=0;
      22
      23
          else H=1;
      24
      25
           end
      26
           endmodule
      27
```

Simulation



2. Continuous Code:

Simulation

