

EAST WEST UNIVERSITY

Department of Computer Science and Engineering B.Sc. in Computer Science and Engineering Program Mid Term II Examination, Fall 2020 Semester

Course: CSE 345 Digital Logic Design, Section-3

Instructor: Musharrat Khan, Senior Lecturer, CSE Department

Full Marks: 40 (20 will be counted for final grading)


Time: 1 Hour and 30 Minutes (Including Submission)

Note: There are SIX questions, answer ALL of them. Course Outcome (CO), Cognitive Level and Mark of each question are mentioned at the right margin.

Consider that ABCD is a 4-bit input and X is a 1-bit output of a combinational circuit. The output is X = 1 if the input contains odd number of 1s; otherwise Mark: 6] X = 0. **Design** the combinational circuit.

2. Analyze the following circuit by constructing truth table of the outputs.

[CO2,C4, Mark: 8]



- **3. Design** a full-adder using only AND, and OR gates. [Draw block diagram, construct truth table, determine Boolean equations of outputs, and draw logic diagram] [CO3,C3, Mark: 6]
- **4. Design** a Binary-to-Hexadecimal Decoder for active-HIGH output. [Draw block diagram, construct truth table, determine Boolean equations of outputs, and draw logic diagram] [CO3,C6, Mark: 6]

5. Given that 8 × 1 MUXs are available. Design a 32× 1 MUX using necessary number of 8 × 1 MUXs. [Properly label all inputs and outputs] [CO3,C6, Mark: 6]

6. Write a Procedural Verilog description using case statement for implementing [CO3,C6, a 2 × 4 Decoder with active-HIGH Enable input and active-LOW outputs. Mark: 8]