Expeniment No.7

Topic: Flip-Flops and Registers


<u>Problem-1:</u> Design and implement a master-slave Jk Slip slop using only NAND gates.

Report:

CLK	J	K	Om	On+1	MOde		
0	*	\times	0	0	NO Change		
0	×	×	1	1	(On)		
1	0	0	0	Ö	No Change		
_ 1	0	0	1	1	(an)		
1	0	1	0	0	Reset		
1	O	1	1	0	(0)		
1	1	0	0	1	Set		
1	1	O	1	1	(1)		
1	1	1	0	1	Toggle		
1	1	1	1	Ö	(Qn')		

1. Excitation table

2. Cincult Diagnam:




<u>Problem - 2:</u> Design and implement a A-69+ universal shist negisters.

Report:

Input				Output					
clean	Clock	S1	50	Internal signal Di (i=0,1,1)	A3	A2	AA	οA	Mode
1	*	*	×	×	0	O	0	0	Asynchronous
0	×	0	0	×	Az	A2	AA	Ao	Data
0	↑	0	A	Ai-1	\mathfrak{D}_{R}	Az	A2	As	Shist Right
0	1	1	0	Ait	Ag	A ₁	Ao	7 2	01001
0	1	1	1	Ai	T3	12	$\bigcap_{\mathbf{A}}$	Γ_0	Pamallel

1. Excitation Table

2. Cirocuit Diagram:



* Chrocuit Diagnam with DC Chips are designed and implemented with Logisim. (Universal-Shift-Register, cinc)