



-	1100	CAN HAVE		1000		188				- 7	F 9 11						F		
	Gene	eral Registers		Floati	ng Point Register	S			Asser	nbler Directives				F	RV32I Base Integer Instruct	on			
Dogistor F	ABI Doc	-cription	Savor	aistor ABI	Description	Savor	Directive	Arguments		Description	MILEN	Inst.	Name T	ype Definit	tion	Fields		4 / 1	
Register	Name Des	scription	Saver	Name Name	Description	Saver	.align	integer	To 1 100	align to power of 2 (	alias for .p2align)	lui	Load Upper Immediate U	R[rd] =	= {32'bimm[31], imm, 12'b0}	imm[31:12]		rd	01
xO z		nstant zero	f0	ft0	FP temporary	Caller	.file	"filename"		emit filename FILE L	OCAL symbol table	auipo	Add Upper Immediate to PC U	R[rd] =	= PC + {imm, 12'b0}	imm[31:12]		rd	00
x1 r	a Ret	turn address	Caller f1	ft1	FP temporary	Caller	.globl	symbol_nan	ne	emit symbol_name	to symbol table (scope GLOBAL)	jal	Jump And Link J	R[rd] =	= PC + 4; PC = PC + {imm, 1'b0}	imm[20 10:1 11 19	.12]	rd	11
x2 s	sp Sta	ck pointer	Callee f2	ft2	FP temporary	Caller	.local	symbol_nan	ne	emit symbol_name	to symbol table (scope LOCAL)	jalr	Jump And Link Register	R[rd] =	= PC + 4; PC = PC + R[rs1] + imm	imm[11:0]	rs1	000 rd	11
х3 [	gp Glol	bal pointer	f3	ft3	FP temporary	Caller	.common	symbol_nan	ne,size,align	emit common objec	to .bss section	beq	Branch EQual B	if (R[rs	s1] == R[rs2]) PC = PC + {imm, 1'b0}	imm[12 10:5] rs2	rs1	000 imm[4:1 11	1] 11
x4 t	p Thr	ead pointer	f4	ft4	FP temporary	Caller	.ident	"string"		accepted for source	compatibility	bne	Branch Not Equal B	if (R[rs	s1] != R[rs2]) PC = PC + {imm, 1'b0}	imm[12 10:5] rs2	rs1	001 imm[4:1 11	1] 11
x5 t	:0 Tem	nporary	Caller f5	ft5	FP temporary	Caller	.section	[{.text,.data,.	rodatabss}]		resent, default .text) and make	blt	Branch Less Than	if (R[rs	s1] < R[rs2]) PC = PC + {imm, 1'b0}	imm[12 10:5] rs2	rs1	100 imm[4:1 11	1] 11
x6 t	:1 Tem	nporary	Caller f6	ft6	FP temporary	Caller			1.00	current		bge	Branch Greater than or Equal B	if (R[rs	51] >= R[rs2]) PC = PC + {imm, 1'b0}	imm[12 10:5] rs2	rs1	101 imm[4:1 11	1] 11
x7 t	:2 Tem	nporary	Caller f7	ft7	FP temporary	Caller	.size	symbol, sym	bol	accepted for source		bltu	Branch Less Than Unsigned B	if (R[rs	s1] < R[rs2]) PC = PC + {imm, 1'b0}	imm[12 10:5] rs2	rs1	110 imm[4:1 11	1] 11
x8 s	50/fp Sav	ved register / Frame pointer	r Callee f8	fs0	FP saved register	Callee	.text		- 1/2		not present) and make current	bgeu	Branch Greater than or Equal	if (R[rs	s1] >= R[rs2]) PC = PC + {imm, 1'b0}	imm[12 10:5] rs2	rs1	111 imm[4:1 11	1] 11
x9 s	s1 Sav	ved register	Callee f9	fs1	FP saved register	Callee	.data				not present) and make current		Unsigned		11 1 100				
x10 a		nction argument / Return	Caller f10	fa0	FP argument / Return	Caller	.rodata				(if not present) and make current	t Ib	Load Byte		= {24'bM[][7], M[R[rs1]+imm][7:0]}	imm[11:0]		000 rd	00
×10	vait		Caller	140	value	0.00	.bss				not present) and make current	- In	Load Halfword		= {16'bM[][7], M[R[rs1]+imm][15:0]}	imm[11:0]		001 rd	00
x11 a	a1 Fun valu	nction argument / Return	Caller f1	fa1	FP argument / Return	Caller	.string	"string"	. 0	emit string	The state of the s	IW	Load Word I		= M[R[rs1]+imm][31:0]	imm[11:0]		010 rd	00
v42			Callan	65	TD avairment	Calley	.asciz	"string"		emit string (alias for	.string)	IDU II	Load Byte Unsigned I		= {24'b0, M[R[rs1]+imm][7:0]}	imm[11:0]	rs1	100 rd	00
		nction argument	Caller f12	fa2	FP argument	Caller	.equ	name, value	1	constant definition	- V	Ihu	Load Halfword Unsigned I		= {16'b0, M[R[rs1]+imm][15:0]}	imm[11:0]	rs1	101 rd	00
		nction argument	Caller f13	fa3	FP argument	Caller	.macro	name arg1 [,	, argnj		on \argname to substitute	SD	Store Byte S		s1]+imm][7:0] = R[rs2][7:0]	imm[11:5] rs2		000 imm[4:0]	
		nction argument	Caller f14	fa4	FP argument	Caller	.endm			end macro definition		sn	Store Halfword S		s1]+imm][15:0] = R[rs2][15:0]	imm[11:5] rs2		001 imm[4:0]	
		nction argument	Caller f15	fa5	FP argument	Caller	.type	symbol, @fu		accepted for source	compatibility	SW	Store Word S ADD Immediate I		s1]+imm][31:0] = R[rs2][31:0]	imm[11:5] rs2		010 imm[4:0]	01
	-	nction argument	Caller f16	fa6	FP argument	N X	.option	norelax, pusl	orvc, pic, nopic, relax h, pop}	RISC-V options		addi			= R[rs1] + imm	imm[11:0]		000 rd	00
		nction argument	Caller f17	fa7	FP argument	Caller	.byte	expression [,	"	8-bit comma separa	ted words	Siti	Set Less Than Immediate		= (R[rs1] < imm) ? 1 : 0	imm[11:0]		010 rd	00
		ved register	Callee f18	fs2	FP saved register	Callee	.2byte	expression [,		16-bit comma sepa		Sitiu	Set Less Than Immediate Unsigned I XOR Immediate I		= (R[rs1] < imm) ? 1 : 0 = R[rs1] ^ imm	imm[11:0]		011 rd	00
	10 5 5	ved register	Callee f19	fs3	FP saved register	Callee	.4byte	expression [,		32-bit comma sepa		XOII	OR Immediate		= R[rs1]   imm	imm[11:0] imm[11:0]	rs1	100 rd	00
x20 s		ved register	Callee f20	fs4	FP saved register	Callee	.word	expression [,		32-bit comma sepa		- Off	AND Immediate		= R[rs1] & imm	imm[11:0]	rs1	110 rd	00
x21 s		ved register	Callee f2	1 fs5	FP saved register	Callee	.8byte	expression [,	expression]*	64-bit comma sepa	The American State of the State	anui	Shift Left Logical Immediate		= R[rs1] << imm		rs1 mt rs1	001 rd	00
x22 s		ed register	Callee f22	2 fs6	FP saved register	Callee	.dword	expression [,	expression]*	64-bit comma sepa		SIII	Shift Right Logical Immediate		= R[rs1] >> imm		7	101 rd	00
x23 s		ved register	Callee f23	fs7	FP saved register	Callee	.dtprelword	expression [,	, expression]*	32-bit thread local v	ord Nord	SIII crai	Shift Right Arithmetic Immediate		= R[rs1] >>> imm			101 rd	00
x24 s	40 100	ved register	Callee f24	fs8	FP saved register	Callee	.dtpreldword	expression [,	, expression]*	64-bit thread local v	vord	add	ADD R		= R[rs1] + R[rs2]	0000000 rs2		000 rd	00
x25 s	s9 Sav	ed register	Callee f25	fs9	FP saved register	Callee	.sleb128	expression	17/12/2012	signed little endian l	ase 128, DWARF	sub	SUBtract R		= R[rs1] - R[rs2]	0100000 rs2	100	000 rd	01
x26 s	s10 Sav	ed register	Callee f26	fs10	FP saved register	Callee	.uleb128	expression	The state of the s	unsigned little endia	n base 128, DWARF	cll	Shift Left Logical R		= R[rs1] << R[rs2]	0000000 rs2		000 rd	01
x27 s	s11 Sav	ed register	Callee f27	fs11	FP saved register	Callee	.p2align	p2,[pad_val=	=0],max	align to power of 2		CIT-	Set Less Than R		= (R[rs1] < R[rs2]) ? 1 : 0	0000000 rs2		010 rd	01
x28 t	:3 Tem	nporary	Caller f28	ft8	FP temporary	Caller	.balign	b,[pad_val=0	0]	byte align		Sltu	Set Less Than Unsigned R		= (R[rs1] < R[rs2]) ? 1 : 0	0000000 rs2		010 rd	01
x29 t	:4 Tem	nporary	Caller f29	ft9	FP temporary	Caller	.zero	integer	G	zero bytes	THE STATE OF THE S	vor	XOR R		= R[rs1] ^ R[rs2]	0000000 rs2		100 rd	01
x30 t	:5 Tem	nporary	Caller f30	ft10	FP temporary	Caller	.variant_cc	symbol_nan	ne	annotate the symbo	with variant calling convention	Srl	Shift Right Logical R		= R[rs1] >> R[rs2]	0000000 rs2		101 rd	01
x31 t	:6 Tem	nporary	Caller f31	ft11	FP temporary	Caller	.attribute	name, value		RISC-V object attrib	ites	Sra	Shift Right Arithmetic R		= R[rs1] >>> R[rs2]	0100000 rs2		101 rd	01
	64	1/1/= 2/5 II							20			or	A\		= R[rs1]   R[rs2]	0000000 rs2		110 rd	01
					CSD Dag	isters (Partia	al Liet\					and	AND		= R[rs1] & R[rs2]	0000000 rs2		111 rd	01
					CONTRE	isters (Fartic	il List/					150			e correct ordering of memory				
Number	Privilege		scription				Number	Privilege	Name	Description		rence	Memory Ordering	operat		fm, pred, succ	rs1	000 rd	00
0x001	URW		ating-Point Accrue			Z/////	0x300	MRW	mstatus	Machine status reg	ster	ecall	Environment CALL I	Transfe	er control to operating system	00000000000		000 00000	11
0x002	URW		ating-Point Dynam				0x301	MRW	misa	ISA and extensions		ebrea	ak Environment BREAK I	Transfe	er control to debugger	00000000001		000 00000	11
0x003	URW		ating-Point Control		ster		0x302	MRW	medeleg	Machine exception	delegation register								
0xC00	URO		le counter for RDC	CLE instruction			0x302	MRW	mideleg	Machine interrupt d	elegation register								
0xC01	URO		ner for RDTIME inst		MEINIB		0x304	MRW	mie	Machine interrupt-						A STATE OF THE PARTY OF THE PAR			
0xC02	URO		tructions-retired co	THE PERSON NAMED IN	RET instruction		0x305	MRW	mtvec	Machine trap-hand		No.	Cont	ol and S	itatus Register Instruction E	xtension (7icsr			
0xC80	URO		per 32 bits of cycle,		VIDEN		0x306	MRW	mcounteren	Machine counter er									
0xC81	URO		per 32 bits of time,				0x341	MRW	mepc	Machine exception		Inst.		ype Defini		Fields			
0xC82	URO		per 32 bits of instre	t, RV32 only			0x342	MRW	mcause	Machine trap cause		csrrw			= CSR; CSR = R[rs1]	csr	rs1	001 rd	11
0xF11	MRO	Name of the last o	ndor ID			1	0x343	MRW	mtval	Machine bad addres		csrrs	CSR Read and Set	-	= CSR; CSR = CSR   R[rs1]	csr	rs1	010 rd	11
0xF12	MRO		hitecture ID	2 2 (02) 0 1		100	0x344	MRW	mip	Machine interrupt p	NAME OF TAXABLE PARTY.	csrrc	CSR Read and Clear		= CSR; CSR = CSR & ~R[rs1]	csr	rs1	011 rd	11
0xF13	MRO		olementation ID		Z NY ZY	1	0xB00	MRW	mcycle	Machine cycle coun		csrrw	CSR Read and Write Immediate		= CSR; CSR = {27'b0, imm}	csr	uimm		11
0xF14	MRO	mhartid Hai	rdware thread ID			111	0xB02	MRW	minstret	Machine instruction	s-retired counter	csrrs	CSR Read and Set Immediate	R[rd]	= CSR; CSR = CSR   {27'b0, imm}	csr	uimm	010 rd	11

nst.	Name	Туре	Definition	Fields	<b>W</b>					Ins
vu	Load Word Unsigned	1	R[rd] = M[R[rs1] + imm][31:0]	imm[11:0]	-	rs1	110	rd	0000011	flw
	Load Doubleword	I	R[rd] = M[R[rs1] + imm][63:0]	imm[11:0]		rs1	011	rd	0000011	fsv
i	Store Doubleword	S	M[R[rs1]+imm][63:0] = R[rs2] [63:0]	imm[11:5]	rs2	rs1	011	imm[4:0]	0100011	fm
i	Shift Left Logical Immediate	ı	R[rd] = R[rs1] << imm	000000	hamt	rs1	001	rd	0010011	fnn
i	Shift Right Logical Immediate	1	R[rd] = R[rs1] >> imm	000000	hamt	rs1	101	rd	0010011	fnr
ai	Shift Right Arithmetic Immediate	1	R[rd] = R[rs1] >>> imm	010000	hamt	rs1	101	rd	0010011	fac
ldiw	ADD Immediate Word	1	R[rd] = R[rs1] + imm	imm[11:0]		rs1	000	rd	0010011	fsu
liw	Shift Left Logical Immediate Word	ı	R[rd] = R[rs1] + imm	0000000	shamt	rs1	001	rd	0010011	fm
li	Shift Right Logical Immediate Word	ı	R[rd] = R[rs1] >> imm	0000000	shamt	rs1	101	rd	0010011	fdi
ai	Shift Right Arithmetic Immediate Word	ı	R[rd] = R[rs1] >>> imm	0100000	shamt	rs1	101	rd	0010011	fsc
ldw	ADD Word	R	R[rd] = R[rs1] + R[rs2]	0000000	rs2	rs1	000	rd	0111011	fsg
ıbw	SUBtract Word	R	R[rd] = R[rs1] - R[rs2]	0100000	rs2	rs1	000	rd	0111011	fsg
w	Shift Left Logical Word	R	R[rd] = R[rs1] << R[rs2]	0000000	rs2	rs1	001	rd	0111011	fsg
lw	Shift Right Logical Word	R	R[rd] = R[rs1] >> R[rs2]	0000000	rs2	rs1	101	rd	0111011	fm
aw	Shift Right Arithmetic Word	R	R[rd] = R[rs1] >>> R[rs2]	0100000	rs2	rs1	101	rd	0111011	fm

	Integer Multiplication	n and Division Ex	ctension (M)
Inst.	Name	Туре	Definition
mul	MULtiply	R	R[rd] = (R[rs1] * R[rs2])[31:0]
mulh	MULtiply High	R	R[rd] = (R[rs1] * R[rs2])[63:32]
mulhsu	MULtiply upper Half Signed / Unsigned	R	R[rd] = (R[rs1] * R[rs2])[63:32]
mulhu	MULtiply High Unsigned	R	R[rd] = (R[rs1] * R[rs2])[63:32]
div	DIVide	R	R[rd] = R[rs1] / R[rs2]
divu	DIVide Unsigned	R	R[rd] = R[rs1] / R[rs2]
rem	REMainder	R	R[rd] = R[rs1] % R[rs2]
remu	REMainder Unsigned	R	R[rd] = R[rs1] % R[rs2]

	Inst.	Name	Туре	Definition
	lr.w	Load Reserved	R	R[rd] = M[R[rs1]], reservation on M[R[rs1]]
	sc.w	Store Conditional	R	if reserved, M[R[rs1]] = R[rs2], R[rd] = 0; else R[rd] = 1
	amoswap.w	Atomic Memory Operation SWAP	R	R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2]
	amoadd.w	Atomic Memory Operation ADD	R	R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] + R[rs2]
	amoxor.w	Atomic Memory Operation XOR	R	$R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] ^ R[rs2]$
ļ	amoand.w	Atomic Memory Operation AND	R	R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] & R[rs2]
	amoxor.w	Atomic Memory Operation OR	R	R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]]   R[rs2]
	amomin.w	Atomic Memory Operation MIN	R	R[rd] = M[R[rs1]], if(R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2]
	amomax.w	Atomic Memory Operation MAX	R	R[rd] = M[R[rs1]], if(R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2]
	amominuw	Atomic Memory Operation MIN Unsigned	D	D[rd] = M[D[rc1]] if(D[rc2] < M[D[rc1]] M[D[rc1]] = D[rc2]

Instruction	-Fetch Fe	ence Exte	nsion (Zife	encei)

st.	Name	Туре	Definition
nce.i	Fence Instruction-fetch	Training:	Ensure correct ordering of instruction fetch

Inst.         Name         Type         Definition           flw         Load Word         I         F[rd] = M[R[rs1] + imm]           fsw         Store Word         S         M[R[rs1] + imm] = F[rd]           fmadd.s         Multiply-ADD         R         F[rd] = F[rs1] * F[rs2] + F[rs3]           fmsub.s         Multiply-SUBtract         R         F[rd] = -(F[rs1] * F[rs2] - F[rs3])           fnmadd.s         Negative Multiply-ADD         R         F[rd] = -(F[rs1] * F[rs2] + F[rs3])           fadd.s         ADD         R         F[rd] = F[rs1] + F[rs2]	
fsw         Store Word         S         M[R[rs1] + imm] = F[rd]           fmadd.s         Multiply-ADD         R         F[rd] = F[rs1] * F[rs2] + F[rs3]           fmsub.s         Multiply-SUBtract         R         F[rd] = F[rs1] * F[rs2] - F[rs3]           fnmsub.s         Negative Multiply-SUBtract         R         F[rd] = -(F[rs1] * F[rs2] - F[rs3])           fnmadd.s         Negative Multiply-ADD         R         F[rd] = -(F[rs1] * F[rs2] + F[rs3])	
fmadd.s         Multiply-ADD         R         F[rd] = F[rs1] * F[rs2] + F[rs3]           fmsub.s         Multiply-SUBtract         R         F[rd] = F[rs1] * F[rs2] - F[rs3]           fnmsub.s         Negative Multiply-SUBtract         R         F[rd] = -(F[rs1] * F[rs2] - F[rs3])           fnmadd.s         Negative Multiply-ADD         R         F[rd] = -(F[rs1] * F[rs2] + F[rs3])	
fmsub.sMultiply-SUBtractRF[rd] = F[rs1] * F[rs2] - F[rs3]fnmsub.sNegative Multiply-SUBtractRF[rd] = -(F[rs1] * F[rs2] - F[rs3])fnmadd.sNegative Multiply-ADDRF[rd] = -(F[rs1] * F[rs2] + F[rs3])	
fnmsub.sNegative Multiply-SUBtractRF[rd] = -(F[rs1] * F[rs2] - F[rs3])fnmadd.sNegative Multiply-ADDRF[rd] = -(F[rs1] * F[rs2] + F[rs3])	
fnmadd.s Negative Multiply-ADD R F[rd] = -(F[rs1] * F[rs2] + F[rs3])	
fadd.s         ADD         R         F[rd] = F[rs1] + F[rs2]	
fsub.s SUBtract R F[rd] = F[rs1] - F[rs2]	
fmul.s MULtiply R F[rd] = F[rs1] * F[rs2]	
fdiv.s DIVide R F[rd] = F[rs1] / F[rs2]	
fsqrt.s SQuare RooT R F[rd] = sqrt(F[rs1])	1
fsgnj.s SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]}	
fsgnjn.s Negative SiGN source R F[rd] = {~F[rs2][31], F[rs1][30:0]}	
	rs1]
fmin.s MIN R F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F	[rs2]
fmax.s MAX R F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F	[rs2]
fcvt.w.s Convert to 32b Integer R R[rd] = integer(F[rs1])	
fcvt.wu.s   Convert to 32b Integer Unsigned   R   R[rd] = integer(F[rs1])	100
fmv.x.w Move to Integer R R[rd] = F[rs1]	
feq.s Compare Float EQual R R[rd] = (F[rs1] == F[rs2]) ? 1:0	Ali
flt.s Compare Float Less Than R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0	1
fle.s Compare Float Less than or Equal R R[rd] = (F[rs1] <= F[rs2]) ? 1:0	4
fclass.s Classify Type R R[rd] = class(F[rs1])	
fcvt.s.w Convert from 32b Integer R F[rd] = float(R[rs1])	1
fcvt.s.wu Convert from 32b Integer	

