





Assembler Directives							
Directive	Arguments	Description					
.align	integer	align to power of 2 (alias for .p2align)					
.file	"filename"	emit filename FILE LOCAL symbol table					
.globl	symbol_name	emit symbol_name to symbol table (scope GLOBAL)					
.local	symbol_name	emit symbol_name to symbol table (scope LOCAL)					
.common	symbol_name,size,align	emit common object to .bss section					
.ident	"string"	accepted for source compatibility					
.section	[{.text,.data,.rodata,.bss}]	emit section (if not present, default .text) and make current					
.size	symbol, symbol	accepted for source compatibility					
.text		emit .text section (if not present) and make current					
.data		emit .data section (if not present) and make current					
.rodata		emit .rodata section (if not present) and make current					
.bss		emit .bss section (if not present) and make current					
.string	"string"	emit string					
.asciz	"string"	emit string (alias for .string)					
.equ	name, value	constant definition					
.macro	name arg1 [, argn]	begin macro definition \argname to substitute					
.endm		end macro definition					
.type	symbol, @function	accepted for source compatibility					
.option	{arch, rvc, norvc, pic, nopic, relax, norelax, push, pop}	RISC-V options					
.byte	expression [, expression]*	8-bit comma separated words					
.2byte	expression [, expression]*	16-bit comma separated words					
.4byte	expression [, expression]*	32-bit comma separated words					
.word	expression [, expression]*	32-bit comma separated words					
.8byte	expression [, expression]*	64-bit comma separated words					
.dword	expression [, expression]*	64-bit comma separated words					
.dtprelword	expression [, expression]*	32-bit thread local word					
.dtpreldword	expression [, expression]*	64-bit thread local word					
.sleb128	expression	signed little endian base 128, DWARF					
.uleb128	expression	unsigned little endian base 128, DWARF					
.p2align	p2,[pad_val=0],max	align to power of 2					
.balign	b,[pad_val=0]	byte align					
.zero	integer	zero bytes					
.variant_cc	symbol_name	annotate the symbol with variant calling convention					
.attribute	name, value	RISC-V object attributes					

	CSR Registers (Partial List)									
Number	Privilege	Name	Description	Number	Privilege	Name	Description			
0x001	URW	fflags	Floating-Point Accrued Exceptions	0x300	MRW	mstatus	Machine status register			
0x002	URW	frm	Floating-Point Dynamic Rounding Mode	0x301	MRW	misa	ISA and extensions			
0x003	URW	fcsr	Floating-Point Control and Status Register	0x302	MRW	medeleg	Machine exception delegation register			
0xC00	URO	cycle	Cycle counter for RDCYCLE instruction	0x302	MRW	mideleg	Machine interrupt delegation register			
0xC01	URO	time	Timer for RDTIME instruction	0x304	MRW	mie	Machine interrupt-enable register			
0xC02	URO	instret	Instructions-retired counter for RDINSTRET instruction	0x305	MRW	mtvec	Machine trap-handler base address			
0xC80	URO	cycleh	Upper 32 bits of cycle, RV32 only	0x306	MRW	mcounteren	Machine counter enable			
0xC81	URO	timeh	Upper 32 bits of time, RV32 only	0x341	MRW	mepc	Machine exception program counter			
0xC82	URO	instreth	Upper 32 bits of instret, RV32 only	0x342	MRW	mcause	Machine trap cause			
0xF11	MRO	mvendorid	Vendor ID	0x343	MRW	mtval	Machine bad address or instruction			
0xF12	MRO	marchid	Architecture ID	0x344	MRW	mip	Machine interrupt pending			
0xF13	MRO	mimpid	Implementation ID	0xB00	MRW	mcycle	Machine cycle counter			
0xF14	MRO	mhartid	Hardware thread ID	0xB02	MRW	minstret	Machine instructions-retired counter			
0xF15	MRO	mconfigntr	Pointer to configuration data structure		-					

nst.	Name	Туре	Definition	Fields					
ui	Load Upper Immediate	U	R[rd] = {32'bimm[31], imm, 12'b0}	imm[31:12]				rd	0110
auipc	Add Upper Immediate to PC	U	R[rd] = PC + {imm, 12'b0}	imm[31:12]				rd	0010
al	Jump And Link	J	R[rd] = PC + 4; PC = PC + {imm, 1'b0}	imm[20 10:1 1	1 19:12]			rd	1101
alr	Jump And Link Register	ı	R[rd] = PC + 4; PC = PC + R[rs1] + imm	imm[11:0]		rs1	000	rd	1100
peq	Branch EQual	В	if (R[rs1] == R[rs2]) PC = PC + {imm, 1'b0}	imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100
ne	Branch Not Equal	В	if (R[rs1] != R[rs2]) PC = PC + {imm, 1'b0}	imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100
olt	Branch Less Than	В	if (R[rs1] < R[rs2]) PC = PC + {imm, 1'b0}	imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100
oge	Branch Greater than or Equal	В	if (R[rs1] >= R[rs2]) PC = PC + {imm, 1'b0}	imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100
oltu	Branch Less Than Unsigned	В	if (R[rs1] < R[rs2]) PC = PC + {imm, 1'b0}	imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100
geu	Branch Greater than or Equal Unsigned	В	if (R[rs1] >= R[rs2]) PC = PC + {imm, 1'b0}	imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100
)	Load Byte	ı	R[rd] = {24'bM[][7], M[R[rs1]+imm][7:0]}	imm[11:0]		rs1	000	rd	0000
<u> </u>	Load Halfword		R[rd] = {16'bM[][7], M[R[rs1]+imm][15:0]}	imm[11:0]		rs1	001	rd	0000
w	Load Word	ı	R[rd] = M[R[rs1]+imm][31:0]	imm[11:0]		rs1	010	rd	0000
bu	Load Byte Unsigned	ı	R[rd] = {24'b0, M[R[rs1]+imm][7:0]}	imm[11:0]		rs1	100	rd	0000
hu	Load Halfword Unsigned	ı	R[rd] = {16'b0, M[R[rs1]+imm][15:0]}				101	rd	0000
b	Store Byte	S	M[R[rs1]+imm][7:0] = R[rs2][7:0]	imm[11:5]	rs2	rs1	000	imm[4:0]	0100
h	Store Halfword	S	M[R[rs1]+imm][15:0] = R[rs2][15:0]	imm[11:5]	rs2	rs1	001	imm[4:0]	0100
w	Store Word	S	M[R[rs1]+imm][31:0] = R[rs2][31:0]	imm[11:5] rs2 rs1				imm[4:0]	0100
ddi	ADD Immediate	ı	R[rd] = R[rs1] + imm			000	rd	0010	
lti	Set Less Than Immediate	ı	R[rd] = (R[rs1] < imm) ? 1 : 0	imm[11:0] rs1 (010	rd	0010	
ltiu	Set Less Than Immediate Unsigned	ı	R[rd] = (R[rs1] < imm) ? 1 : 0	imm[11:0]		rs1	011	rd	0010
ori	XOR Immediate	ı	R[rd] = R[rs1] ^ imm	imm[11:0]		rs1	100	rd	0010
ri	OR Immediate	ı	R[rd] = R[rs1] imm	imm[11:0]		rs1	110	rd	0010
ındi	AND Immediate	ı	R[rd] = R[rs1] & imm	imm[11:0]		rs1	111	rd	0010
illi	Shift Left Logical Immediate	ı	R[rd] = R[rs1] << imm	0000000	shamt	rs1	001	rd	0010
rli	Shift Right Logical Immediate	ı	R[rd] = R[rs1] >> imm	0000000	shamt	rs1	101	rd	0010
rai	Shift Right Arithmetic Immediate	ı	R[rd] = R[rs1] >>> imm	0100000	shamt	rs1	101	rd	0010
add	ADD	R	R[rd] = R[rs1] + R[rs2]	0000000	rs2	rs1	000	rd	0110
sub	SUBtract	R	R[rd] = R[rs1] - R[rs2]	0100000	rs2	rs1	000	rd	0110
ill	Shift Left Logical	R	R[rd] = R[rs1] << R[rs2]			001	rd	0110	
lt	Set Less Than	R	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	 		010	rd	0110	
ltu	Set Less Than Unsigned	R	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	0000000 rs2 rs1 011		011	rd	0110	
or	XOR	R	R[rd] = R[rs1] ^ R[rs2]	0000000	rs2	rs1	100	rd	0110
rl	Shift Right Logical	R	R[rd] = R[rs1] >> R[rs2]	0000000	rs2	rs1	101	rd	0110
ra	Shift Right Arithmetic	R	R[rd] = R[rs1] >>> R[rs2]			101		0110	
r	OR	R	R[rd] = R[rs1] R[rs2]			110		0110	
ınd	AND	R	R[rd] = R[rs1] & R[rs2]			111		0110	
ence	Memory Ordering	ı	Ensure correct ordering of memory operations	0000000 rs2 rs1 111 rs2 rs1 000				0001	
ecall	Environment CALL	I	Transfer control to operating system	00000000000	0		000	00000	11100
ebreak	Environment BREAK		Transfer control to debugger	00000000000			_	00000	11100

4	Control and Status Register Instruction Extension (Zicsr)											
	Inst.	Name	Type	Definition	Fields							
	csrrw	CSR Read and Write	l l	R[rd] = CSR; CSR = R[rs1]	csr	rs1	001	rd	111001			
	csrrs	CSR Read and Set	1	R[rd] = CSR; CSR = CSR R[rs1]	csr	rs1	010	rd	111001			
	csrrc	CSR Read and Clear	1	$R[rd] = CSR; CSR = CSR \& \sim R[rs1]$	csr	rs1	011	rd	111001			
	csrrwi	CSR Read and Write Immediate	T	R[rd] = CSR; CSR = {27'b0, imm}	csr	uimm	001	rd	111001			
	csrrsi	CSR Read and Set Immediate	1	$R[rd] = CSR; CSR = CSR {27'b0, imm}$	csr	uimm	010	rd	111001			
	csrrci	CSR Read and Clear Immediate	1	$R[rd] = CSR; CSR = CSR \& ~{27'b0, imm}$	csr	uimm	011	rd	111001			

RV64I Base Integer Instruction									
Inst.	Name	Туре	Definition	Fields					
lwu	Load Word Unsigned	ı	R[rd] = M[R[rs1]+imm][31:0]	imm[11:0]	rs1	110	rd	0000011
ld	Load Doubleword	ı	R[rd] = M[R[rs1] + imm][63:0]	imm[11:0]	rs1	011	rd	0000011
sd	Store Doubleword	S	M[R[rs1]+imm][63:0] = R[rs2] [63:0]	imm[11:5] rs2	rs1	011	imm[4:0]	0100011
slli	Shift Left Logical Immediate	I	R[rd] = R[rs1] << imm	000000	shamt	rs1	001	rd	0010011
srli	Shift Right Logical Immediate	ı	R[rd] = R[rs1] >> imm	000000	shamt	rs1	101	rd	0010011
srai	Shift Right Arithmetic Immediate	I	R[rd] = R[rs1] >>> imm	010000	shamt	rs1	101	rd	0010011
addiw	ADD Immediate Word	I	R[rd] = R[rs1] + imm	imm[11:0]	rs1	000	rd	0010011
slliw	Shift Left Logical Immediate Word	I	R[rd] = R[rs1] + imm	0000000	shamt	rs1	001	rd	0010011
srli	Shift Right Logical Immediate Word	I	R[rd] = R[rs1] >> imm	0000000	shamt	rs1	101	rd	0010011
srai	Shift Right Arithmetic Immediate Word	ı	R[rd] = R[rs1] >>> imm	0100000	shamt	rs1	101	rd	0010011
addw	ADD Word	R	R[rd] = R[rs1] + R[rs2]	0000000	rs2	rs1	000	rd	0111011
subw	SUBtract Word	R	R[rd] = R[rs1] - R[rs2]	0100000	rs2	rs1	000	rd	0111011
sllw	Shift Left Logical Word	R	R[rd] = R[rs1] << R[rs2]	0000000	rs2	rs1	001	rd	0111011
srlw	Shift Right Logical Word	R	R[rd] = R[rs1] >> R[rs2]	0000000	rs2	rs1	101	rd	0111011
sraw	Shift Right Arithmetic Word	R	R[rd] = R[rs1] >>> R[rs2]	0100000	rs2	rs1	101	rd	0111011

Integer Multiplication and Division Extension (M)								
Inst.	Name	Туре	Definition					
mul	MULtiply	R	R[rd] = (R[rs1] * R[rs2])[31:0]					
mulh	MULtiply High	R	R[rd] = (R[rs1] * R[rs2])[63:32]					
mulhsu	MULtiply upper Half Signed / Unsigned	R	R[rd] = (R[rs1] * R[rs2])[63:32]					
mulhu	MULtiply High Unsigned	R	R[rd] = (R[rs1] * R[rs2])[63:32]					
div	DIVide	R	R[rd] = R[rs1] / R[rs2]					
divu	DIVide Unsigned	R	R[rd] = R[rs1] / R[rs2]					
rem	REMainder	R	R[rd] = R[rs1] % R[rs2]					
remu	REMainder Unsigned	R	R[rd] = R[rs1] % R[rs2]					

Atomic Instruction Extension (A)								
Inst.	Name	Туре	Definition					
lr.w	Load Reserved	R	R[rd] = M[R[rs1]], reservation on M[R[rs1]]					
SC.W	Store Conditional	R	if reserved, M[R[rs1]] = R[rs2], R[rd] = 0; else R[rd] = 1					
amoswap.w	Atomic Memory Operation SWAP	R	R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2]					
amoadd.w	Atomic Memory Operation ADD	R	R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] + R[rs2]					
amoxor.w	Atomic Memory Operation XOR	R	R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] ^ R[rs2]					
amoand.w	Atomic Memory Operation AND	R	R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] & R[rs2]					
amoxor.w	Atomic Memory Operation OR	R	R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] R[rs2]					
amomin.w	Atomic Memory Operation MIN	R	R[rd] = M[R[rs1]], if(R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2]					
amomax.w	Atomic Memory Operation MAX	R	R[rd] = M[R[rs1]], if(R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2]					
amominu.w	Atomic Memory Operation MIN Unsigned	R	R[rd] = M[R[rs1]], if(R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2]					
amomaxu.w	Atomic Memory Operation MAX Unsigned	R	R[rd] = M[R[rs1]], if(R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2]					

Instruction-Fetch Fence Extension (Zifencei)						
	Inst.	Name	Туре	Definition		
	fence.i	Fence Instruction-fetch	1	Ensure correct ordering of instruction fetch		

MERL

flw Load Word I F[rd] = M[R[rs1] + imm] fsw Store Word S M[R[rs1] + imm] = F[rd] fmadd.s Multiply-ADD R F[rd] = F[rs1] * F[rs2] + F[rs3] fmsub.s Multiply-SUBtract R F[rd] = F[rs1] * F[rs2] - F[rs3] fnmsub.s Negative Multiply-SUBtract R F[rd] = -(F[rs1] * F[rs2] - F[rs3]) fnmadd.s Negative Multiply-ADD R F[rd] = F[rs1] * F[rs2] + F[rs3]) fadd.s ADD R F[rd] = F[rs1] * F[rs2] fsub.s SUBtract R F[rd] = F[rs1] * F[rs2] fmul.s MULtiply R F[rd] = F[rs1] * F[rs2] fdiv.s DIVide R F[rd] = F[rs1] * F[rs2] fsynLs SigN source R F[rd] = F[rs1] * F[rs2] fsgnj.s Negative SiGN source R F[rd] = {-F[rs2][31], F[rs1][30.0]} fsgnj.s Xor SiGN source R F[rd] = {-F[rs2][31], F[rs1][30.0]} fsgnj.s Negative SiGN source R F[rd] = {-F[rs2][31], F[rs1][30.0]} fsgnj.s Nor SiGN source R	Inst.	Name	Type	Definition
fmadd.s Multiply-ADD R F[rd] = F[rs1] * F[rs2] + F[rs3] fmsub.s Multiply-SUBtract R F[rd] = F[rs1] * F[rs2] - F[rs3] fnmsub.s Negative Multiply-SUBtract R F[rd] = -(F[rs1] * F[rs2] - F[rs3]) fnmadd.s Negative Multiply-ADD R F[rd] = -(F[rs1] * F[rs2] + F[rs3]) fadd.s ADD R F[rd] = F[rs1] * F[rs2] fsub.s SUBtract R F[rd] = F[rs1] * F[rs2] fwub.s MULtiply R F[rd] = F[rs1] * F[rs2] fwub.s SUBtract R F[rd] = F[rs1] * F[rs2] fsqrt.s SQuare RooT R F[rd] = F[rs2][31], F[rs1][30:0]} fsgnj.s SiGN source R F[rd] = F[rs2][31], F[rs1][30:0]} fsgnj.s Xor SiGN source R F[rd] = F[rs2][31] * F[rs	flw	Load Word	1	F[rd] = M[R[rs1] + imm]
fmsub.s Multiply-SUBtract R F[rd] = F[rs1] * F[rs2] - F[rs3] fnmsub.s Negative Multiply-SUBtract R F[rd] = -(F[rs1] * F[rs2] - F[rs3]) fnmadd.s Negative Multiply-ADD R F[rd] = -(F[rs1] * F[rs2] + F[rs3]) fadd.s ADD R F[rd] = F[rs1] * F[rs2] fsub.s SUBtract R F[rd] = F[rs1] - F[rs2] fmul.s MULtiply R F[rd] = F[rs1] * F[rs2] fdiv.s DIVide R F[rd] = F[rs1] / F[rs2] fsyrt.s SQuare RooT R F[rd] = sqrt(F[rs1]) fsgnj.s SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgnjn.s Negative SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgnjn.s Xor SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgnjn.s Moly Signer R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgnjn.s Moly Signer R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgnjn.s Mill R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgnjn.s Mill	fsw	Store Word	S	M[R[rs1] + imm] = F[rd]
fnmsub.s Negative Multiply-SUBtract R F[rd] = -(F[rs1] * F[rs2] - F[rs3]) fnmadd.s Negative Multiply-ADD R F[rd] = -(F[rs1] * F[rs2] + F[rs3]) fadd.s ADD R F[rd] = F[rs1] * F[rs2] fsub.s SUBtract R F[rd] = F[rs1] + F[rs2] fmul.s MULtiply R F[rd] = F[rs1] * F[rs2] fdiv.s DIVide R F[rd] = F[rs1] / F[rs2] fsqrt.s SQuare RooT R F[rd] = sqrt(F[rs1]) fsgnj.s SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgnjn.s Negative SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgxjn.s Xor SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgxjn.s MIN R F[rd] = {F[rs2][31], F[rs1][30:0]} fmin.s MIN R F[rd] = (F[rs1] < F[rs2])? F[rs1] : F[rs2] fmx.s MAX R F[rd] = (F[rs1] < F[rs2])? F[rs1] : F[rs2] fmx.s MAX R R[rd] = integer(F[rs1]) fcvt.wu.s Convert to 32b Integer R	fmadd.s	Multiply-ADD	R	F[rd] = F[rs1] * F[rs2] + F[rs3]
fnmadd.s Negative Multiply-ADD R F[rd] = -(F[rs1] * F[rs2] + F[rs3]) fadd.s ADD R F[rd] = F[rs1] + F[rs2] fsub.s SUBtract R F[rd] = F[rs1] + F[rs2] fmul.s MULtiply R F[rd] = F[rs1] + F[rs2] fdiv.s DIVide R F[rd] = F[rs1] / F[rs2] fsqrt.s SQuare RooT R F[rd] = sqrt(F[rs1]) fsgnjs.s SiGN source R F[rd] = (F[rs2][31], F[rs1][30:0]) fsgnjn.s Negative SiGN source R F[rd] = (F[rs2][31], F[rs1][30:0]) fsgxjn.s Xor SiGN source R F[rd] = (F[rs2][31], F[rs1][30:0]) fmin.s MIN R F[rd] = (F[rs2][31], F[rs1][30:0]) fmin.s MIN R F[rd] = (F[rs2][31], F[rs1][30:0]) fmax.s MAX R F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2]	fmsub.s	Multiply-SUBtract	R	F[rd] = F[rs1] * F[rs2] - F[rs3]
fadd.s ADD R F[rd] = F[rs1] + F[rs2] fsub.s SUBtract R F[rd] = F[rs1] - F[rs2] fmul.s MULtiply R F[rd] = F[rs1] * F[rs2] fdiv.s DIVide R F[rd] = F[rs1] * F[rs2] fsqrt.s SQuare RooT R F[rd] = sqrt(F[rs1]) fsgrj.s SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgnjn.s Negative SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgxjn.s Xor SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fmin.s MIN R F[rd] = {F[rs2][31], F[rs1][30:0]} fmin.s MAX R F[rd] = (F[rs2][31], F[rs1][30:0]) fmax.s MAX R F[rd] = (F[rs2][31], F[rs1][30:0]) fmx.s MAX R F[rd] = (F[rs2][31], F[rs1]] : F[rs2] fcvt.w.s Convert to 32b Integer R R[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2] fcvt.w.u.s Compare Float EQual R R[rd] = (F[rs1] = F[rs2]) ? 1 : 0 flt.s Compare Float Less than or Equal R </td <td>fnmsub.s</td> <td>Negative Multiply-SUBtract</td> <td>R</td> <td>F[rd] = -(F[rs1] * F[rs2] - F[rs3])</td>	fnmsub.s	Negative Multiply-SUBtract	R	F[rd] = -(F[rs1] * F[rs2] - F[rs3])
fsub.s SUBtract R F[rd] = F[rs1] - F[rs2] fmul.s MULtiply R F[rd] = F[rs1] * F[rs2] fdiv.s DIVide R F[rd] = F[rs1] / F[rs2] fsqrt.s SQuare RooT R F[rd] = sqrt(F[rs1]) fsgnjs. SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgnjn.s Negative SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgxjn.s Xor SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fmin.s MIN R F[rd] = {F[rs2][31], F[rs1][30:0]} fmin.s MAX R F[rd] = (F[rs1] < F[rs2])? F[rs1] : F[rs2] fmax.s MAX R F[rd] = (F[rs1] < F[rs2])? F[rs1] : F[rs2] fcvt.w.s Convert to 32b Integer R R[rd] = integer(F[rs1]) fmv.x.w Move to Integer R R[rd] = F[rs1] F[rs2])? 1:0 flt.s Compare Float Less Than R R[rd] = (F[rs1] < F[rs2])? 1:0 fle.s Compare Float Less than or Equal R R[rd] = (F[rs1] < F[rs2])? 1:0 fcvt.s.w Co	fnmadd.s	Negative Multiply-ADD	R	F[rd] = -(F[rs1] * F[rs2] + F[rs3])
fmul.s MULtiply R F[rd] = F[rs1] * F[rs2] fdiv.s DIVide R F[rd] = F[rs1] / F[rs2] fsqrt.s SQuare RooT R F[rd] = sqrt(F[rs1]) fsgnjs. SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgnjn.s Negative SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgxjn.s Xor SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fmin.s MIN R F[rd] = (F[rs1] < F[rs1][31], F[rs1] fmax.s MAX R F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2] fcvt.w.s Convert to 32b Integer R R[rd] = integer(F[rs1]) fcvt.w.s Convert to 32b Integer R R[rd] = F[rs1] feq.s Compare Float EQual R R[rd] = (F[rs1] = F[rs2]) ? 1 : 0 flt.s Compare Float Less Than R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fle.s Compare Float Less than or Equal R R[rd] = class(F[rs1]) fcvt.s.w Convert from 32b Integer R F[rd] = float(R[rs1]) fcvt.s.wu Conv	fadd.s	ADD	R	F[rd] = F[rs1] + F[rs2]
fdiv.s DIVide R F[rd] = F[rs1] / F[rs2] fsqrt.s SQuare RooT R F[rd] = sqrt(F[rs1]) fsgnj.s SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgnjn.s Negative SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgxjn.s Xor SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fmin.s MIN R F[rd] = {F[rs2][31], F[rs1][30:0]} fmin.s MIN R F[rd] = {F[rs2][31], F[rs1][30:0]} fmin.s MIN R F[rd] = {F[rs2][31], F[rs1][51]; F[rs2] fmax.s MAX R F[rd] = {F[rs1] > F[rs2]) ? F[rs1] : F[rs2] fcvt.w.s Convert to 32b Integer Unsigned R R[rd] = integer(F[rs1]) fmv.x.w Move to Integer R R[rd] = F[rs1] feq.s Compare Float EQual R R[rd] = (F[rs1] = F[rs2]) ? 1 : 0 flt.s Compare Float Less Than R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fle.s Compare Float Less than or Equal R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fle.s	fsub.s	SUBtract	R	F[rd] = F[rs1] - F[rs2]
fsqrt.s SQuare RooT R F[rd] = sqrt(F[rs1]) fsgnj.s SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgnjn.s Negative SiGN source R F[rd] = {-F[rs2][31], F[rs1][30:0]} fsgxjn.s Xor SiGN source R F[rd] = {F[rs2][31], F[rs1][31], F[rs1] fmin.s MIN R F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2] fmax.s MAX R F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2] fcvt.w.s Convert to 32b Integer R R[rd] = integer(F[rs1]) fmv.x.w Move to Integer R R[rd] = F[rs1] feq.s Compare Float EQual R R[rd] = (F[rs1] = F[rs2]) ? 1 : 0 flt.s Compare Float Less Than R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fle.s Compare Float Less than or Equal R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fclass.s Classify Type R R[rd] = float(R[rs1]) fcvt.s.wu Convert from 32b Integer R F[rd] = float(R[rs1])	fmul.s	MULtiply	R	F[rd] = F[rs1] * F[rs2]
fsgnj.s SiGN source R F[rd] = {F[rs2][31], F[rs1][30:0]} fsgnjn.s Negative SiGN source R F[rd] = {-F[rs2][31], F[rs1][30:0]} fsgxjn.s Xor SiGN source R F[rd] = {F[rs2][31], F[rs1][31], F[rs1] fmin.s MIN R F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2] fmax.s MAX R F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2] fcvt.w.s Convert to 32b Integer R R[rd] = integer(F[rs1]) fcvt.wu.s Convert to 32b Integer Unsigned R R[rd] = F[rs1] feq.s Compare Float EQual R R[rd] = (F[rs1] = F[rs2]) ? 1 : 0 flt.s Compare Float Less Than R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fle.s Compare Float Less than or Equal R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fclass.s Classify Type R R[rd] = class(F[rs1]) fcvt.s.wu Convert from 32b Integer R F[rd] = float(R[rs1]) fcvt.s.wu Convert from 32b Integer R F[rd] = float(R[rs1])	fdiv.s	DIVide	R	F[rd] = F[rs1] / F[rs2]
fsgnjn.s Negative SiGN source R F[rd] = {~F[rs2][31], F[rs1][30:0]} fsgxjn.s Xor SiGN source R F[rd] = {F[rs2][31], F[rs1][31], F[rs1] fmin.s MIN R F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2]	fsqrt.s	SQuare RooT	R	F[rd] = sqrt(F[rs1])
fsgxjn.s Xor SiGN source R F[rd] = {F[rs2][31] ^ F[rs1][31], F[rs1]} fmin.s MIN R F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2] fmax.s MAX R F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2] fcvt.w.s Convert to 32b Integer R R[rd] = integer(F[rs1]) fcvt.w.u.s Convert to 32b Integer Unsigned R R[rd] = F[rs1] fmv.x.w Move to Integer R R[rd] = F[rs1] feq.s Compare Float EQual R R[rd] = (F[rs1] = F[rs2]) ? 1 : 0 flt.s Compare Float Less Than R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fle.s Compare Float Less than or Equal R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fclass.s Classify Type R R[rd] = class(F[rs1]) fcvt.s.w Convert from 32b Integer R F[rd] = float(R[rs1]) fcvt.s.wu Convert from 32b Integer R F[rd] = float(R[rs1])	fsgnj.s	SiGN source	R	F[rd] = {F[rs2][31], F[rs1][30:0]}
fmin.s MIN R F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2] fmax.s MAX R F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2] fcvt.w.s Convert to 32b Integer R R[rd] = integer(F[rs1]) fcvt.wu.s Convert to 32b Integer Unsigned R R[rd] = integer(F[rs1]) fmv.x.w Move to Integer R R[rd] = F[rs1] feq.s Compare Float EQual R R[rd] = (F[rs1] = F[rs2]) ? 1 : 0 flt.s Compare Float Less Than R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fle.s Compare Float Less than or Equal R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fclass.s Classify Type R R[rd] = class(F[rs1]) fcvt.s.w Convert from 32b Integer R F[rd] = float(R[rs1]) fcvt.s.wu Convert from 32b Integer R F[rd] = float(R[rs1])	fsgnjn.s	Negative SiGN source	R	F[rd] = {~F[rs2][31], F[rs1][30:0]}
fmax.s MAX R F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2] fcvt.w.s. Convert to 32b Integer R R[rd] = integer(F[rs1]) fcvt.wu.s Convert to 32b Integer Unsigned R R[rd] = integer(F[rs1]) fmv.x.w Move to Integer R R[rd] = F[rs1] feq.s Compare Float EQual R R[rd] = (F[rs1] == F[rs2]) ? 1 : 0 flt.s Compare Float Less Than R R[rd] = (F[rs1] <= F[rs2]) ? 1 : 0 fle.s Compare Float Less than or Equal R R[rd] = (F[rs1] <= F[rs2]) ? 1 : 0 fclass.s Classify Type R R[rd] = class(F[rs1]) fcvt.s.w Convert from 32b Integer R F[rd] = float(R[rs1]) fcvt.s.wu Convert from 32b Integer R F[rd] = float(R[rs1])	fsgxjn.s	Xor SiGN source	R	
fcvt.w.s Convert to 32b Integer R R[rd] = integer(F[rs1]) fcvt.wu.s Convert to 32b Integer Unsigned R R[rd] = integer(F[rs1]) fmv.x.w Move to Integer R R[rd] = F[rs1] feq.s Compare Float EQual R R[rd] = (F[rs1] == F[rs2]) ? 1 : 0 flt.s Compare Float Less Than R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fle.s Compare Float Less than or Equal R R[rd] = (F[rs1] <= F[rs2]) ? 1 : 0 fclass.s Classify Type R R[rd] = class(F[rs1]) fcvt.s.w Convert from 32b Integer R F[rd] = float(R[rs1]) fcvt.s.wu Convert from 32b Integer R F[rd] = float(R[rs1])	fmin.s	MIN	R	F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2]
fcvt.wu.s Convert to 32b Integer Unsigned R R[rd] = integer(F[rs1]) fmv.x.w Move to Integer R R[rd] = F[rs1] feq.s Compare Float EQual R R[rd] = (F[rs1] == F[rs2]) ? 1 : 0 flt.s Compare Float Less Than R R[rd] = (F[rs1] <= F[rs2]) ? 1 : 0 fle.s Compare Float Less than or Equal R R[rd] = (F[rs1] <= F[rs2]) ? 1 : 0 fclass.s Classify Type R R[rd] = class(F[rs1]) fcvt.s.w Convert from 32b Integer R F[rd] = float(R[rs1]) fcvt.s.wu Convert from 32b Integer R F[rd] = float(R[rs1])	fmax.s	MAX	R	F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2]
fmv.x.w Move to Integer R R[rd] = F[rs1] feq.s Compare Float EQual R R[rd] = (F[rs1] == F[rs2]) ? 1 : 0 flt.s Compare Float Less Than R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fle.s Compare Float Less than or Equal R R[rd] = (F[rs1] <= F[rs2]) ? 1 : 0 fclass.s Classify Type R R[rd] = class(F[rs1]) fcvt.s.w Convert from 32b Integer R F[rd] = float(R[rs1]) fcvt.s.wu Convert from 32b Integer R F[rd] = float(R[rs1])	fcvt.w.s	Convert to 32b Integer	R	R[rd] = integer(F[rs1])
feq.s Compare Float EQual R R[rd] = (F[rs1] == F[rs2]) ? 1 : 0 flt.s Compare Float Less Than R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fle.s Compare Float Less than or Equal R R[rd] = (F[rs1] <= F[rs2]) ? 1 : 0 fclass.s Classify Type R R[rd] = class(F[rs1]) fcvt.s.w Convert from 32b Integer R F[rd] = float(R[rs1]) fcvt.s.wu Convert from 32b Integer R F[rd] = float(R[rs1])	fcvt.wu.s	Convert to 32b Integer Unsigned	R	R[rd] = integer(F[rs1])
flt.s Compare Float Less Than R R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 fle.s Compare Float Less than or Equal R R[rd] = (F[rs1] <= F[rs2]) ? 1 : 0 fclass.s Classify Type R R[rd] = class(F[rs1]) fcvt.s.w Convert from 32b Integer R F[rd] = float(R[rs1]) fcvt.s.wu Convert from 32b Integer R F[rd] = float(R[rs1])	fmv.x.w	Move to Integer	R	R[rd] = F[rs1]
fle.s Compare Float Less than or Equal R R[rd] = (F[rs1] <= F[rs2]) ? 1 : 0 fclass.s Classify Type R R[rd] = class(F[rs1]) fcvt.s.w Convert from 32b Integer R F[rd] = float(R[rs1]) fcvt.s.wu Convert from 32b Integer R F[rd] = float(R[rs1])	feq.s	Compare Float EQual	R	R[rd] = (F[rs1] == F[rs2]) ? 1 : 0
fclass.s Classify Type R R[rd] = class(F[rs1]) fcvt.s.w Convert from 32b Integer R F[rd] = float(R[rs1]) fcvt.s.wu Convert from 32b Integer Unsigned R F[rd] = float(R[rs1])	flt.s	Compare Float Less Than	R	R[rd] = (F[rs1] < F[rs2]) ? 1 : 0
fcvt.s.w Convert from 32b Integer R F[rd] = float(R[rs1]) fcvt.s.wu Convert from 32b Integer Unsigned R F[rd] = float(R[rs1])	fle.s	Compare Float Less than or Equal	R	R[rd] = (F[rs1] <= F[rs2]) ? 1 : 0
fcvt.s.wu Convert from 32b Integer R F[rd] = float(R[rs1])	fclass.s	Classify Type	R	R[rd] = class(F[rs1])
Unsigned - R Fird = Hoat(R[151])	fcvt.s.w	Convert from 32b Integer	R	F[rd] = float(R[rs1])
fmv.w.x Move from Integer R F[rs1] = R[rd]	fcvt.s.wu		R	F[rd] = float(R[rs1])
	fmv.w.x	Move from Integer	R	F[rs1] = R[rd]



