WARP Clock Board

Rev 1.1 - July 2007 Charles Camp & Siddharth Gupta

Schematic Pages:

- 1 Table of Contents
- 2 Power and FPGA Board Header
- 3 Radio Reference Clock and Buffer
- 4 Logic/Sampling Clock and Buffer

| Rice University - CMC | | | I | 2 10 | Č I |
|-------------------------------------|-------|---|----|------|-----|
| Title WARP Clock Board | | | | VI | 61 |
| | | | | 6 | |
| Description | | | | | Rev |
| <doc></doc> | | | | | 1.0 |
| | | | | | |
| Date: Wednesday, September 19, 2007 | Sheet | 1 | of | 4 | |





