inora ontle

Below is a summary of the system you have created. Please review the information below. If it is correct, hit <Generate> to enter the information into the XPS data base and generate the system files. Otherwise return to the previous page to make corrections.

Processor: PPC 405 Processor clock frequency: 100,000000 MHz Bus clock frequency: 50,000000 MHz Debug interface: FPGA JTAG On Chip Memory: 192 KB


The address maps below have been automatically assigned. You can modify them using the

editing features of >	KPS.		
Processor OCM	:		
Core Name	Instance Name	Base Addr	High Addr

Isbrain_ir_chui	locin_critir	UXFFFEUUUU	UXFFFFFFF
Processor OCM:	:		
Core Name	Instance Name	Base Addr	High Addr
dsbram if cntlr	docm_entlr	0x20800000	0x2080FFFF

dobram_==orks		OIIEGGGGGG	OHESSON TIT
PLB Bus : PLB_	/34 Inst. name: plb	Attached Compo	nents:
Core Name	Instance Name	Base Addr	High Addr
plb2opb bridge	plb2opb C RNG0 BA	x! 0x40000000	0x7FFFFFFF

OPB Bus: OPB_V20 Inst. name: opb Attached Components:				_
Core Name	Instance Name	Base Addr	High Addr	
opb_gpio	LED_7SEGMENT	0x40000000	0x4000FFFF	
opb_gpio	LED_7SEGMENT_1	0x40020000	0x4002FFFF	
opb_gpio	LEDs_4Bit	0x40040000	0x4004FFFF	
	D 1 D 0 4 3	0.40000000	0.40000000	



O..CCCCCCCC