## WARP FPGA BOARD

## Version 2.2

Siddharth Gupta

Copyright 2009 Rice University

- 1 Table of Contents
- 2 Clocks
- 3 FPGA Banks 6,10,12,14
- 4 FPGA Banks 5,9,11,13
- 5 FPGA Banks 1,2,3,4
- 6 FPGA Banks 7,8,0
- 7 FPGA Power
- 8 Bypass Capacitors for FPGA
- 9 Power Regulators
- 10 Daughtercard Headers 0-1
- 11 Daughtercard Headers 2-3
- 12 Multi-Gigabit Transceivers: HSSDCII, SFP
- 13 Multi-Gigabit Transceivers: SATA
- 14 Multi-Gigabit Transceivers: Clock Distribution
- 15 Gigabit Ethernet
- 16 DDR2 SODIMM Memory: Control/Data
- 17 DDR2 SODIMM Memory: Termination
- 18 DDR2 Power and User I/O
- 19 User I/O
- 20 SystemACE Controller
- 21 Auxiliary Header

Rice University			Е	10	¢E.
Title				VI	O'L
WARP FPGA Board				13	
Description					Rev
Table of Contents					2.2
Date: Tuesday, September 08, 2009	Sheet	1	of	22	







































