#### **CHALMERS**

Department of Computer Science and Engineering

2021-09-22

# DAT094 Introduction to Electronic System Design

# Tutorial on the Vivado Integrated Logic Analyzer (ILA)

# Introduction

Every now and then it happens that you do a VHDL-design, simulate it and the simulation results looks as expected but when you download the design to hardware it doesn't work. The reason might be that you haven't done a simulation that is thorough enough. It's also true that the simulation is in most cases an idealized situation that doesn't fully apply when we come to hardware.

In this situation we must try to debug the hardware and analyze the signals going in to and coming out of the design. If there are many input sources and output connectors it can be quite messy, and you will need a lot of signal sources and measuring instruments.

Even if you have this the debugging might not succeed. To find the problem you may need access to some of the signals hidden within the design. One solution is to bring these signals out to external device pins but then you will need even more test equipment.

Xilinx have a solution to this with the Vivado Integrated Logic Analyzer (ILA). This is not any external equipment but something we put in the FPGA on test.

What we do is that we add an extra block, an IP block, to our design and we can configure this to connect probes to the internal and external signals (ports) we want to look at and the signals values at these points are transferred to a GUI in the PC using the same USB connection at we use to program the FPGA device. The signals can be single values or vectors containing a number of bits. We can have up to 1024 probes. When we do the analyze we can set a number of different trigger conditions to the measured signals.

A slight limitation is that we can only measure logical values, so we can for example not look at states in an FSM unless we code the states using a std\_logic\_vector. There are as we shall see ways to do this.



Another restriction is that we can only connect vectors to the ILA. This means that if we have signals that are single std\_logic bits we must put these bits in vectors with the size of one bit.

We must also remember that normally Vivado optimizes our design so some of the internal signals might have been optimized away. If any of these signals is connected to an ILA probe it can't be optimized away and the design under test will not be fully optimized but the design really doesn't have to be optimized when we debug it. When we have sorted out the problems, we can remove the ILA and let Vivado do a full optimization Which hopefully will give the same result.

As you will see much of the work here involves preparing the design for connection to the ILA. Running the test is less of a problem.

# Example design

#### SPI state

Instead of giving a general presentation we will introduce the ILA by going through an example. Let's take SPI\_state that we used in lab assignment 1. You find the code in *Appendix* 1.

We are now going to put this into hardware. To do this we need to connect some other parts to our SPI\_state. This means that we need a top-level design, a *wrapper*, where we can connect the parts together.

In hardware we can only look at ports or signals that are at the top level of the design. In this case we would like to see the transitions of the signals next\_state\_signal and state\_signal but these are hidden within SPI\_state so we add two extra output ports to this design, and we use these to bring the requested signals up to the top level. These extra ports are added in the code in *Appendix 1*, highlighted in green.

Now what more do we need to get a design that functions in hardware?

# System clock

We need a clock signal but there is a system clocks supplied on the board we will be using, the Nexys4 DDR so this is done.

#### SPI clock

We will also need the SPI\_clock and the SPI\_clock\_anable signals. These signals are generated from the system clock and we add a module,  $SPI_clock$ , that does this. You can find the code in *Appendix 2*.

#### State conversion

We need one more piece of code. We would like to see our state signals but for the moment these are only symbolic names in a type specification, and we can only have binary signals in hardware, so we need to turn the symbolic names into binary vectors. The design has 19 states, so we need a five-bit vector to represent the states.

We do this using a function that we can use for both the next\_state\_signal and the state\_signal. The function is outlined in a package. The old type\_package with the type

declaration of the states have been augmented with this function and the package is renamed *type\_state\_package*. You can find the package in *Appendix 3*.

# Top level design, wrapper

Now it's time to tie the parts together in a top-level design, a so-called wrapper. You can find the code in *Appendix* .

We will now discuss the ports and signals that are needed to connect it all together. There are also a part of the wrapper that implements the ILA. In *Appendix 5* this part s are added to the code in *Appendix 4*.

We have selected to let the ILA monitor the signals

- 0 Reset from button
- 1 Send from button
- 2 SCLK the SPI clock
- 3 SCLK\_enable SPI\_clock\_enable
- 4 CS Chip select
- 5 SDI serial output data
- 6 DATA\_in set by switches
- 7 next state
- 8 state

We mentioned earlier that all signals that connect to the ILA must be vectors. We can see that signals 0-5 are single bits so they must be placed in single bit vectors. This is marked in blue in *Appendix 4*.

The functions to convert from states to binary vectors are called at the end of the code, marked in red.

It's finally time to put this into hardware.

# Going to hardware

Start Vivado and create an RTL project. Add the design files including the constraints file. Select the board Nexys4DDR.

# Creating the ILA component

When the project opens up, we should start by creating the ILA component. This is an IP block, so we click on the IP Catalog in the Flow Navigator  $^{\P}$   $^{\text{IP Catalog}}$ .

When the IP Catalog opens up search for the ILA, Figure 1.




Figure 1 The IP catalog showing the ILA

Open up the ILA by double clicking on it. This opens up the window in Figure 2.




Figure 2 ILA configuration

There are a number of configurations here, but we will limit ourselves to two of them. We decided on nine probes earlier, so we set Number of probes to 9.

The monitoring is not continuous but done in sampling bursts where we can set the number of sample points, Sample Data Depth. This is by default set to 1024 but it is nice to have some more points, so we set it to 4096. We can always zoom in if we want to set fewer points. If we later want to increase the number of points generated, we need to resynthesize the ILA.

The configuration has now changed to Figure 3.




Figure 3 ILA first configuration

As we can see the symbol has been updated with the requested number of probes, the size of the probes are not set yet though. Since we have more than eight probs an extra tab has also been added.

Click on the  $Probe_Ports(0..7)$  tab and set the number of bits for each probe. Do the same for the last probe in the  $Probe_Ports(8..8)$  tab.

As a result, the ports in the symbol are updates to their correct sizes, Figure 4.




Figure 4 After ILA configuration

Finally click on OK and the IP block will be generated. This takes some time.

It starts with a window informing that output products will be generated, *Figure 5*. Leave this as it is and just click on Generate and the generation starts.




Figure 5 ILA Generate output products

When the generation is done, we get the information windows in Figure 6.



Figure 6 Finished ILA generation

Click on OK and we're back in the Vivado GUI Figure 7.




Figure 7 GUI after ILA generation

We car

see that a new item has been added to the design sources. The component  $ill_lcomp$  is our newly generated ILA.

# Editing the constraints file

Before we generate the hardware, we only need to edit the constraints file so get the connections we want, *Appendix 5*. Almost all lines are commended out by the hash sign (#), but I like to keep all the original lines since it's hard to know how the line should look if you have erased it but want to put it back. This means that I keep all unused lines and makes copies of the lines I want to edit and keeps the original unchanged commented out by the hash sign. The active constraints are marked in blue.

The file in *Appendix 6* is somewhat edited, new lines have been inserted to make it a bit more readable.

#### Generate the hardware

It's time to generate the hardware so click on the Generate Bitstream button Generate Bitstream in the Project Manager.

During generation you might get a couple critical warnings about  $wr\_clk\_period$  and the pin planning. You can ignore these warnings.

# Download the design to hardware

When we have generated the hardware, and sorted out any errors, it's time to download it to the FPGA.

Connect the Nexys4DDR board to your PC. Open the Hardware Manager and set up the connection to the board.

Program the device. In the popup window, *Figure 8*, there are now two items and not just one as before. The new entry is the ILA.




Figure 8 Popup window for programming the FPGA

When the Hardware Manager opens it will contain a new window, a waveform window that shows the signals we have assigned to the ILA probes, *Figure 9*.




Figure 9 Hardware manager with ILA waveforms

The waveform window is too small to be useful so turn it into a floating window, Figure 10.




Figure 10 ILA waveforms

The waveform window is similar to the waveform window in QuestaSim. We see the signal names.

We see a column with the signal values. The displayed values are the values at the simulation time where the cursor is placed. By right clicking in the Value column, we can configure the look of the graphs. The most important settings are the signal radix and color of the graphs.

We have a frame where we can include some settings, *Figure 11*.

We can set the number of displayed sampling points up to the number of points we set in the ILA configuration.

When we have set a trigger for the signal



Figure 11 Waveform setting

capture, we will get to this in a moment, we can the trigger position in the window. This means that we can display graphs with values both before and after the trigging point.

There are some more settings, but we leave them as they are.

In the Trigger Setup frame, Figure 12, we can set up the trigging conditions for the waveform capture.

If we click on the plus symbol we will get a list of the signals, we have connected to the ILA and we can select which of these signals that should be the bases for our trigger conditions, and we add them to the list. We can take



Figure 12 Trigger settings

away a signal my activating it and click on the minus sign

In Figure 10 the signal CS\_out\_vector is added. This is a good choice for a trigger signal here since a new SPI transmission starts with the chip select signal, CS, going low.

This trigging condition is set in the Value column where we can set the condition for the trigging to occur. The most used conditions are on a raising signal, 0- to-1 transition, or a falling signal, 1-to-0 transition.

To start the waveform capture we click on the button at the top of the window. This will give one signal capture. If we first clock on and then on we will get a repeating capture that repeats with the rate set by the Refresh rate condition in the Settings frame. It doesn't give a new sampling after this time but the ILA will be ready to be triggered again after this time.

To cancel a trigger session, we click on the button.

Let's put our design to test and look at the waveforms, *Figure 13*. Here we have set the capture conditions for one single capture with 4096 sampling points and the trigger position is in the middle of the graph, 2048 points. The trigger condition is a falling edge (F) on the CS signal.




Figure 13 Waveform capture with trigging on falling edge on CS

# Final comments

The ILA is easy to use but as we have seen it takes some work to set up our design for connection to the ILA. It also takes some practice to get used to the process.

When we discover an error in our design, we need to correct that in the code and recompile the sources. If we don't change the number of ILA probes or change the number of bits in any probe we don't have to regenerate the ILA. If we do one of these things, we must regenerate the ILA before we compile the code.

We have seen that Vivado is not that fast in bit file generation so it's good to do all needed changes before you recompile.

# Appendix 1 SPI\_state

```
-- SPI state.vhdl
-- state version of SPI configuration --
-- of a MicroChip MCP4822 DAC
-- Sven Knutsson
______
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
USE WORK.type package.ALL;
ENTITY SPI state IS
   PORT (reset: IN STD LOGIC;
         clk: IN STD LOGIC;
         start:IN STD LOGIC;
         SPI clk enable: IN STD LOGIC;
         A B:IN STD LOGIC;
         GA: IN STD LOGIC;
         DATA in: IN STD LOGIC VECTOR (11 DOWNTO 0);
         state:OUT state type;
         next state: OUT state type;
         CS:OUT STD LOGIC;
         SDI:OUT STD LOGIC);
END SPI state;
ARCHITECTURE arch SPI state OF SPI state IS
   CONSTANT SHDN:STD LOGIC:='1';
   SIGNAL state signal:state type;
   SIGNAL next state signal: state type;
BEGIN
   state transition proc:
   PROCESS (reset, clk)
   BEGIN
      IF rising edge(clk) THEN
         IF (reset='1') THEN
            state signal<=idle state;</pre>
         ELSIF (SPI clk enable = '1') THEN
            state signal<=next state signal;</pre>
            state signal <= state signal;</pre>
         END IF;
      END IF;
```

```
END PROCESS state transition proc;
state flow proc:
PROCESS(state signal, start)
BEGIN
   CASE state signal IS
      WHEN idle state =>
          IF (start = '1') THEN
             next state signal <= start_state;</pre>
          ELSE
             next state signal <= idle state;</pre>
          END IF;
      WHEN start state =>
          next state signal <= A B state;</pre>
      WHEN A B state =>
          next state signal <= zero state;</pre>
      WHEN zero state =>
          next_state_signal <= GA_state;</pre>
      WHEN GA state =>
          next state signal <= SHDN_state;</pre>
      WHEN SHDN state =>
          next state signal <= data state 11;</pre>
      WHEN data state 11 =>
          next state signal <= data state 10;</pre>
      WHEN data_state_10 =>
          next state signal <= data_state_9;</pre>
      WHEN data state 9 =>
          next state signal <= data state 8;</pre>
      WHEN data state 8 =>
           next state signal <= data state 7;</pre>
        WHEN data state 7 \Rightarrow
           next state signal <= data state 6;</pre>
        WHEN data state 6 =>
          next state signal <= data state 5;</pre>
      WHEN data state 5 =>
           next state signal <= data state 4;</pre>
        WHEN data state 4 \Rightarrow
           next state signal <= data state 3;</pre>
        WHEN data state 3 =>
          next state signal <= data state 2;</pre>
        WHEN data state 2 =>
          next state signal <= data state 1;</pre>
      WHEN data state 1 =>
           next state signal <= data state 0;</pre>
        WHEN data state 0 =>
           next state signal <= end state;</pre>
      WHEN end state =>
          next state signal <= idle state;</pre>
```

```
END CASE;
END PROCESS state flow proc;
assignment proc:
PROCESS(state signal, DATA in, A B, GA)
BEGIN
   SDI <= '0';
   CS <= '1';
   CASE state signal IS
      WHEN idle state =>
          SDI <= '0';
      WHEN start state =>
          SDI <= '0';
      WHEN A B state =>
          CS <= '0';
          SDI <= A B;
      WHEN zero state =>
          CS <= \( \bullet 0'; \)
          SDI <= '0';
      WHEN GA state =>
          CS <= '0';
          SDI <= GA;
      WHEN SHDN state =>
          CS <= '0';
          SDI <= SHDN;
      WHEN data state 11 =>
          CS <= '0';
          SDI \leq DATA in(11);
      WHEN data state 10 =>
          CS <= '0';
          SDI \leq DATA in(10);
      WHEN data state 9 =>
          CS <= \( \bar{1} 0'; \)
          SDI \leq DATA in(9);
      WHEN data state 8 =>
          CS <= '0';
          SDI <= DATA in(8);
      WHEN data state 7 =>
          CS <= '0';
          SDI \leq DATA in(7);
      WHEN data state 6 =>
          CS <= \overline{\phantom{0}}0';
          SDI \leq DATA in(6);
      WHEN data state 5 =>
          CS <= '0';
          SDI \leq DATA in(5);
      WHEN data state 4 =>
          CS <= \( \bullet 0';
```

```
SDI <= DATA_in(4);</pre>
           WHEN data state 3 =>
             CS <= '0';
               SDI <= DATA_in(3);</pre>
           WHEN data_state_2 =>
              CS <= \( \bar{1} 0'; \)
               SDI <= DATA in(2);
           WHEN data_state_1 =>
    CS <= '0';</pre>
               SDI <= DATA_in(1);</pre>
           WHEN data state 0 \Rightarrow
               CS <= '0';
               SDI <= DATA_in(0);</pre>
           WHEN end state =>
              CS <= '1';
       END CASE;
   END PROCESS assignment_proc;
END arch SPI state;
```

# Appendix 2 SPI\_clock

```
-- SPI clock.vhdl
-- creation of a 2 MHz SPI clock signal --
-- and SPI clock enable signal
-- Sven Knutsson
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY SPI clock is
    PORT (reset: IN STD LOGIC;
           clk: IN STD LOGIC;
           start high: IN STD LOGIC;
          SCLK:OUT STD LOGIC;
           SCLK enable: OUT STD LOGIC);
END SPI clock;
ARCHITECTURE arch SPI clock OF SPI clock IS
--SPI clock frequency 100 MHz/25=2 MHz
CONSTANT PERIOD constant:INTEGER:=50;
SIGNAL serial count: INTEGER RANGE 0 TO PERIOD constant;
SIGNAL SCLK signal:STD LOGIC;
BEGIN
   serialclock:
   PROCESS (reset, clk)
   BEGIN
       IF RISING EDGE (clk) THEN
          IF (reset='1') THEN
             serial count<=0;</pre>
             SCLK enable<='0';</pre>
             SCLK signal<='0';</pre>
          ELSE
             IF (serial count=0) THEN
                SCLK enable<='1';</pre>
                SCLK signal<='0';</pre>
             ELSIF (serial count=PERIOD constant/2) THEN
                SCLK enable<='0';</pre>
                SCLK signal<='1';</pre>
             ELSE
                 SCLK enable<='0';</pre>
             END IF;
             serial count<=serial count+1;</pre>
             IF (serial count=PERIOD constant-1) THEN
```

```
serial_count<=0;
END IF;
END IF;
END IF;
END PROCESS serialclock;

SCLK<=SCLK_signal XOR start_high;
END arch_SPI_clock;</pre>
```

# Appendix 3 type\_state\_package

```
-- type state package.vhdl --
-- state type and
-- state conversion
-- SPI state
-- Sven Knutsson
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
PACKAGE type state package IS
   TYPE state type IS (idle_state, start_state, A_B_state,
                        zero state, GA state, SHDN state,
                        data state 0, data state 1, data state 2,
                        data state 3, data state 4, data state 5,
                        data_state_6, data_state_7, data state 8,
data state 9, data state 10, data state 11,
                        end state);
   FUNCTION state bit(state:IN state type)
      RETURN STD LOGIC VECTOR;
END PACKAGE type state package;
PACKAGE BODY type state package IS
   FUNCTION state bit(state:IN state type)
      RETURN STD LOGIC VECTOR IS
   BEGIN
      CASE state IS
               WHEN idle state =>
                  RETURN "00001";
               WHEN start state =>
                  RETURN "00010";
               WHEN A B state =>
                  RETURN "00011";
               WHEN zero state =>
                  RETURN "00100";
                WHEN GA state =>
                  RETURN "00101";
               WHEN SHDN state =>
                  RETURN "00110";
               WHEN data state 11 =>
                  RETURN "00111";
```

#### **DAT094**

Introduction to Electronic System design Turorial on the Vivado Integrated Logic Analyzer page 20

```
WHEN data state 10 =>
                  RETURN "01000";
               WHEN data state 9 =>
                  RETURN "01001";
               WHEN data state 8 =>
                  RETURN "01010";
               WHEN data state 7 =>
                  RETURN "01011";
               WHEN data state 6 =>
                  RETURN "01100";
               WHEN data state 5 =>
                  RETURN "01101";
               WHEN data state 4 \Rightarrow
                  RETURN "01110";
               WHEN data state 3 \Rightarrow
                  RETURN "01111";
               WHEN data state 2 \Rightarrow
                  RETURN "10000";
               WHEN data state 1 =>
                  RETURN "10001";
               WHEN data state 0 =>
                  RETURN "10010";
               WHEN end state =>
                  RETURN "10011";
      END CASE;
   END;
END PACKAGE BODY type_state_package;
```

# Appendix 4 SPI\_state\_wrapper

```
-- SPI state wrapper.vhdl --
-- top level design for --
-- the SPI state design --
-- Sven Knutsson
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
USE WORK.type state package.ALL;
ENTITY SPI state wrapper is
    PORT (reset: IN STD LOGIC;
         clk: IN STD LOGIC;
         send: IN STD LOGIC;
         start:OUT STD LOGIC;
         DA channel: IN STD LOGIC;
         DA gain: IN STD LOGIC;
         DATA in: IN STD LOGIC VECTOR (11 DOWNTO 0);
         SDI out:OUT STD LOGIC;
         CS out:OUT STD LOGIC;
         state bits:OUT STD LOGIC VECTOR(4 DOWNTO 0);
         SCLK out:OUT STD LOGIC;
         LDAC out:OUT STD LOGIC);
END SPI state wrapper;
ARCHITECTURE arch SPI state wrapper OF SPI state wrapper IS
SIGNAL DATA valid DA signal:STD LOGIC;
SIGNAL reset signal:STD LOGIC;
SIGNAL state signal:state type;
SIGNAL next state signal:state type;
SIGNAL SDI out signal: STD LOGIC;
SIGNAL SCLK signal:STD LOGIC;
SIGNAL SCLK enable signal:STD LOGIC;
SIGNAL SCLK enable vector: STD LOGIC VECTOR(0 To 0);
SIGNAL state bit signal:STD LOGIC VECTOR(4 DOWNTO 0);
SIGNAL next state bit signal:STD LOGIC VECTOR(4 DOWNTO 0);
SIGNAL CS out signal:STD LOGIC;
COMPONENT SPI clock is
    PORT(reset:IN STD LOGIC;
         clk: IN STD LOGIC;
         start high: IN STD LOGIC;
```

```
SCLK:OUT STD LOGIC;
         SCLK enable:OUT STD LOGIC);
END COMPONENT SPI clock;
COMPONENT SPI state IS
   PORT (reset: IN STD LOGIC;
         clk: IN STD LOGIC;
         start: IN STD LOGIC;
         SPI clk enable: IN STD LOGIC;
         A B:IN STD LOGIC;
         GA: IN STD LOGIC;
         DATA in: IN STD LOGIC VECTOR (11 DOWNTO 0);
         state:OUT state type;
         next state: OUT state type;
         CS:OUT STD LOGIC;
         SDI:OUT STD LOGIC);
END COMPONENT SPI state;
BEGIN
   start <= send;
   SDI out <= SDI out signal;
   CS out <= CS out signal;
   LDAC out <= '0';
   SCLK out <= SCLK signal;
   SPI clock comp:
   COMPONENT SPI clock
      PORT MAP (reset=>reset,
               clk=>clk,
                start high=>'0',
                SCLK=>SCLK signal,
                SCLK enable=>SCLK enable signal);
   SPI state comp:
   COMPONENT SPI state
      PORT MAP (reset=>reset,
               clk=>clk,
                start=>send,
                SPI clk enable=>SCLK enable signal,
                A B=>DA channel,
                GA=>DA gain,
                DATA in=>DATA in,
                state=>state signal,
                next state=>next state signal,
                CS=>CS out signal,
                SDI=>SDI out signal);
   state bit signal <= state bit(state signal);</pre>
```

```
state_bits <= state_bit_signal;
next_state_bit_signal <= state_bit(next_state_signal);
END arch_SPI_state_wrapper;</pre>
```

# Appendix 5 SPI\_state\_wrapper with ILA

```
-- SPI_state_wrapper with ila.vhdl --
-- top level design for
-- the SPI state design
-- with connection to a ILA
-- Sven Knutsson
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
USE WORK.type state package.ALL;
ENTITY SPI state wrapper is
    PORT (reset: IN STD LOGIC;
         clk: IN STD LOGIC;
         send: IN STD LOGIC;
         start:OUT STD LOGIC;
         DA channel: IN STD LOGIC;
         DA gain: IN STD LOGIC;
         DATA in: IN STD LOGIC VECTOR (11 DOWNTO 0);
         SDI out:OUT STD LOGIC;
         CS out:OUT STD LOGIC;
         state bits:OUT STD LOGIC VECTOR(4 DOWNTO 0);
         SCLK_out:OUT STD LOGIC;
         LDAC out:OUT STD LOGIC);
END SPI state wrapper;
ARCHITECTURE arch SPI state wrapper OF SPI state wrapper IS
SIGNAL DATA valid DA signal:STD LOGIC;
SIGNAL reset signal:STD LOGIC;
SIGNAL state signal:state type;
SIGNAL next state signal: state type;
SIGNAL SDI out signal: STD LOGIC;
SIGNAL reset vector:STD LOGIC VECTOR(0 TO 0);
SIGNAL send vector: STD LOGIC VECTOR(0 TO 0);
SIGNAL sdi vector: STD LOGIC VECTOR (0 TO 0);
SIGNAL SCLK signal: STD LOGIC;
SIGNAL SCLK vector: STD LOGIC VECTOR (0 TO 0);
SIGNAL SCLK enable signal:STD LOGIC;
SIGNAL SCLK enable vector: STD LOGIC VECTOR(0 To 0);
SIGNAL state bit signal:STD LOGIC VECTOR(4 DOWNTO 0);
SIGNAL next state bit signal:STD LOGIC VECTOR(4 DOWNTO 0);
SIGNAL CS out signal: STD LOGIC;
```

```
SIGNAL CS out vector: STD LOGIC VECTOR (0 TO 0);
  COMPONENT ila 1 is
  Port (
    clk : in STD LOGIC;
    probe0 : in STD LOGIC VECTOR ( 0 to 0 );
    probe1 : in STD LOGIC VECTOR ( 0 to 0 );
    probe2 : in STD LOGIC VECTOR ( 0 to 0 );
    probe3 : in STD LOGIC VECTOR ( 0 to 0 );
    probe4 : in STD LOGIC VECTOR ( 0 to 0 );
    probe5 : in STD LOGIC VECTOR ( 0 to 0 );
    probe6 : in STD LOGIC VECTOR ( 11 downto 0 );
    probe7 : in STD LOGIC VECTOR ( 4 downto 0 );
    probe8 : in STD LOGIC VECTOR ( 4 downto 0 )
  );
   end COMPONENT ila 1;
COMPONENT SPI clock is
    PORT (reset: IN STD LOGIC;
         clk: IN STD LOGIC;
         start high: IN STD LOGIC;
         SCLK:OUT STD LOGIC;
         SCLK enable:OUT STD LOGIC);
END COMPONENT SPI clock;
COMPONENT SPI state IS
   PORT (reset: IN STD LOGIC;
         clk: IN STD LOGIC;
         start: IN STD LOGIC;
         SPI clk enable: IN STD LOGIC;
         A B: IN STD LOGIC;
         GA: IN STD LOGIC;
         DATA in: IN STD LOGIC VECTOR (11 DOWNTO 0);
         state:OUT state type;
         next state: OUT state type;
         CS:OUT STD LOGIC;
         SDI:OUT STD LOGIC);
END COMPONENT SPI state;
BEGIN
   start <= send;</pre>
   reset vector(0) <= reset;</pre>
   send vector(0) <= send;</pre>
   SCLK vector(0) <= SCLK signal;</pre>
   SCLK enable vector(0) <= SCLK enable signal;
   sdi vector(0) <= SDI out signal;</pre>
   SDI out <= SDI out signal;
   CS out <= CS out signal;
```

```
CS_out_vector(0) <= CS out signal;</pre>
   LDAC out <= '0';
   SCLK out <= SCLK_signal;</pre>
   ill 1 comp:
   COMPONENT ila 1
   PORT MAP (
    clk => clk,
    probe0 => reset vector,
    probe1 => send vector,
    probe2 => SCLK vector,
    probe3 => SCLK enable vector,
    probe4 => CS_out_vector,
    probe5 => SDI vector,
    probe6 => DATA in,
    probe7 => next state bit signal,
    probe8 => state bit signal);
   SPI clock comp:
   COMPONENT SPI clock
      PORT MAP (reset=>reset,
               clk=>clk,
                start high=>'0',
                SCLK=>SCLK signal,
                SCLK enable=>SCLK enable signal);
   SPI state comp:
   COMPONENT SPI state
      PORT MAP (reset=>reset,
               clk=>clk,
                start=>send,
                SPI clk enable=>SCLK enable signal,
                A B=>DA channel,
                GA=>DA gain,
                DATA in=>DATA in,
                state=>state signal,
                next state=>next state signal,
                CS=>CS out signal,
                SDI=>SDI out signal);
   state bit signal <= state bit(state signal);</pre>
   state bits <= state bit signal;</pre>
   next state bit signal <= state bit(next state signal);</pre>
END arch SPI state wrapper;
```

# Appendix 6 Constraints file

```
\#\# This file is a general .xdc for the Nexys4 DDR Rev. C
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get ports) according to the
top level signal names in the project
## Clock signal
#set_property -dict { PACKAGE PIN E3
                              IOSTANDARD LVCMOS33 }
                                 [get ports { CLK100MHZ
                                                       }];
#IO_L12P_T1_MRCC_35 Sch=clk100mhz
set property -dict { PACKAGE PIN E3
                             IOSTANDARD LVCMOS33 }
                                          [get ports { clk }];
#IO L12P T1 MRCC 35 Sch=clk100mhz
#create clock -add -name sys clk pin -period 10.00 -waveform {0 5}
[get ports {CLK100MHZ}];
#set property CLOCK DEDICATED ROUTE FALSE [get nets reset IBUF]
##Switches
#set property -dict { PACKAGE PIN J15
                              IOSTANDARD LVCMOS33 }
[get ports { SW[0] }]; #IO L24N T3 RS0 15 Sch=sw[0]
[get ports { reset }];
#IO L24N T3 RS0 15 Sch=sw[0]
#set property -dict { PACKAGE PIN L16 IOSTANDARD LVCMOS33 }
             [get_ports { SW[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
[get_ports { DA_channel }]; #IO_L3N_T0 DQS EMCCLK 14 Sch=sw[1]
[get ports { SW[2] }]; #IO L6N T0 D08 VREF 14 Sch=sw[2]
[get ports { DA gain }]; #IO L6N T0 D08 VREF 14 Sch=sw[2]
[get ports { SW[3] }]; #IO L13N T2 MRCC 14 Sch=sw[3]
#set property -dict { PACKAGE PIN R17 IOSTANDARD LVCMOS33 }
                  [get ports { SW[4] }]; #IO L12N T1 MRCC 14 Sch=sw[4]
[get ports { DATA in[0] }]; #IO L12N T1 MRCC 14 Sch=DATA in[0]
[get ports { SW[5] }]; #IO L7N T1 D10 14 Sch=sw[5]
[get ports { DATA in[1] }];
#IO L7N T1 D10 14 Sch=DATA in[1]
#set property -dict { PACKAGE PIN U18 IOSTANDARD LVCMOS33 }
                [get ports { SW[6] }]; #IO L17N T2 A13 D29 14 Sch=sw[6]
[get ports { DATA in[2] }]; #IO L17N T2 A13 D29 14 Sch=DATA in[2]
                              IOSTANDARD LVCMOS33 }
#set property -dict { PACKAGE PIN R13
                    [get ports { SW[7] }]; #IO L5N T0 D07 14 Sch=sw[7]
[get ports { DATA in[3] }]; #IO L5N TO D07 14 Sch=DATA in[3]
#set property -dict { PACKAGE PIN T8
                             iostandard Lvcmos18 }
```

```
[get ports { SW[8] }]; #IO L24N T3 34 Sch=sw[8]
set_property -dict { PACKAGE PIN T8
                            IOSTANDARD LVCMOS18 }
             [get ports { DATA in[4] }]; #IO L24N T3 34 Sch=DATA in[4]
#set property -dict { PACKAGE PIN U8
                             IOSTANDARD LVCMOS18 }
                          [get_ports { SW[9] }]; #IO_25 34 Sch=sw[9]
set property -dict { PACKAGE PIN U8
                             IOSTANDARD LVCMOS18 }
                  [get ports { DATA in[5] }]; #IO 25 34 Sch=DATA in[5]
[get_ports { SW[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
[get ports { DATA in[6] }]; #IO L15P T2 DQS RDWR B 14 Sch=DATA in[6]
#set_property -dict { PACKAGE PIN T13
                             IOSTANDARD LVCMOS33 }
              [get ports { SW[11] }]; #IO L23P T3 A03 D19 14 Sch=sw[11]
[get ports { DATA in[7] }]; #IO L23P T3 A03 D19 14 Sch=DATA in[7]
#set_property -dict { PACKAGE PIN H6
                              IOSTANDARD LVCMOS33 }
                    [get ports { SW[12] }]; #IO L24P T3 35 Sch=sw[12]
set property -dict { PACKAGE PIN H6
                            IOSTANDARD LVCMOS33 }
              [get_ports { DATA_in[8] }]; #IO L24P T3 35 Sch=DATA in[8]
[get ports { SW[13] }]; #IO L20P T3 A08 D24 14 Sch=sw[13]
[get ports { DATA in[9] }]; #IO L20P T3 A08 D24 14 Sch=DATA in[9]
[get_ports { SW[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
[get_ports { DATA_in[10] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=DATA_in[10]
#set_property -dict { PACKAGE_PIN V10
                             IOSTANDARD LVCMOS33 }
                 [get_ports { SW[15] }]; #IO_L21P_T3 DQS 14 Sch=sw[15]
[get ports { DATA in[11] }]; #IO L21P T3 DQS 14 Sch=DATA in[11]
## LEDs
#set_property -dict { PACKAGE PIN H17
                             iostandard Lvcmos33 }
                 [get_ports { LED[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
[get ports { state bits[0] }]; #IO L18P T2 A24 15 Sch=led[0]
#set property -dict { PACKAGE PIN K15
                             IOSTANDARD LVCMOS33 }
                 [get ports { LED[1] }]; #IO L24P T3 RS1 15 Sch=led[1]
[get ports { state bits[1] }]; #IO L24P T3 RS1 15 Sch=led[1]
#set_property -dict { PACKAGE PIN J13
                             IOSTANDARD LVCMOS33 }
                 [get ports { LED[2] }]; #IO L17N T2 A25 15 Sch=led[2]
[get ports { state bits[2] }]; #IO L17N T2 A25 15 Sch=led[2]
#set property -dict { PACKAGE PIN N14
                              IOSTANDARD LVCMOS33 }
                  [get ports { LED[3] }]; #IO L8P T1 D11 14 Sch=led[3]
[get ports { state bit[3] }]; #IO L8P T1 D11 14 Sch=led[3]
#set_property -dict { PACKAGE PIN R18
                             IOSTANDARD LVCMOS33 }
                  [get_ports { LED[4] }]; #IO L7P T1 D09 14 Sch=led[4]
set property -dict { PACKAGE PIN R18
                             IOSTANDARD LVCMOS33 }
             [get ports { state bits[4] }]; #IO L7P T1 D09 14 Sch=led[4]
#set_property -dict { PACKAGE_PIN V17
                             IOSTANDARD LVCMOS33 }
              [get ports { LED[5] }]; #IO L18N T2 A11 D27 14 Sch=led[5]
[get ports { LED[6] }]; #IO L17P T2 A14 D30 14 Sch=led[6]
```

```
[get_ports { LED[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
[get ports { LED[8] }]; #IO L16N T2 A15 D31 14 Sch=led[8]
#set_property -dict { PACKAGE PIN T15
                                 IOSTANDARD LVCMOS33 }
                   [get ports { LED[9] }]; #IO L14N T2 SRCC 14 Sch=led[9]
[get_ports { LED[10] }]; #IO_L22P_T3_A05_D21_14 Sch=led[10]
#set property -dict { PACKAGE PIN T16 IOSTANDARD LVCMOS33 }
        [get_ports { LED[11] }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11]
#set property -dict { PACKAGE PIN V15 IOSTANDARD LVCMOS33 }
                [get ports { LED[12] }]; #IO L16P T2 CSI B 14 Sch=led[12]
[get ports { LED[13] }]; #IO L22N T3 A04 D20 14 Sch=led[13]
#set property -dict { PACKAGE PIN V12
                                 IOSTANDARD LVCMOS33 }
              [get_ports { LED[14] }]; #IO_L20N_T3_A07_D23_14 Sch=led[14]
#set property -dict { PACKAGE PIN V11 IOSTANDARD LVCMOS33 }
           [get_ports { LED[15] }]; #IO L21N T3 DQS A06 D22 14 Sch=led[15]
[get ports { start }]; #IO L21N T3 DQS A06 D22 14 Sch=led[15]
#set property -dict { PACKAGE PIN R12
                                  IOSTANDARD LVCMOS33 }
                   [get ports { LED16 B }]; #IO L5P T0 D06 14 Sch=led16 b
#set property -dict { PACKAGE PIN M16
                                  IOSTANDARD LVCMOS33 }
                  [get_ports { LED16_G }]; #IO_L10P_T1_D14_14 Sch=led16_g
#set property -dict { PACKAGE PIN N15
                                  IOSTANDARD LVCMOS33 }
                 [get_ports { LED16_R }]; #IO_L11P_T1_SRCC_14 Sch=led16_r
[get ports { LED17 B }]; #IO L15N T2 DQS ADV B 15 Sch=led17 b
#set property -dict { PACKAGE PIN R11
                                  IOSTANDARD LVCMOS33 }
                           [get ports { LED17 G }]; #IO 0 14 Sch=led17 g
#set property -dict { PACKAGE PIN N16
                                  IOSTANDARD LVCMOS33 }
                 [get_ports { LED17_R }]; #IO_L11N_T1_SRCC_14 Sch=led17_r
##7 segment display
#set property -dict { PACKAGE PIN T10
                                   IOSTANDARD LVCMOS33 }
                       [get ports { CA }]; #IO L24N T3 A00 D16 14 Sch=ca
#set property -dict { PACKAGE PIN R10
                                 IOSTANDARD LVCMOS33 }
                                   [get ports { CB }]; #IO 25 14 Sch=cb
#set property -dict { PACKAGE PIN K16
                                   IOSTANDARD LVCMOS33 }
                                   [get ports { CC }]; #IO 25 15 Sch=cc
#set property -dict { PACKAGE PIN K13
                                  IOSTANDARD LVCMOS33 }
                           [get ports { CD }]; #IO L17P T2 A26 15 Sch=cd
#set property -dict { PACKAGE PIN P15
                                  IOSTANDARD LVCMOS33 }
                          [get ports { CE }]; #IO L13P T2 MRCC 14 Sch=ce
#set property -dict { PACKAGE PIN T11
                                  IOSTANDARD LVCMOS33 }
                       [get ports { CF }]; #IO L19P T3 A10 D26 14 Sch=cf
#set property -dict { PACKAGE PIN L18
                                 IOSTANDARD LVCMOS33 }
                            [get_ports { CG }]; #IO_L4P_T0 D04 14 Sch=cg
#set property -dict { PACKAGE PIN H15
                                 IOSTANDARD LVCMOS33 }
                       [get_ports { DP }]; #IO_L19N_T3_A21_VREF_15 Sch=dp
#set property -dict { PACKAGE PIN J17
                                   IOSTANDARD LVCMOS33 }
                    [get_ports { AN[0] }]; #IO_L23P_T3 FOE B 15 Sch=an[0]
                                 IOSTANDARD LVCMOS33 }
#set property -dict { PACKAGE PIN J18
                    [get_ports { AN[1] }]; #IO_L23N_T3 FWE B 15 Sch=an[1]
```

```
#set_property -dict { PACKAGE_PIN T9
                         IOSTANDARD LVCMOS33 }
             [get ports { AN[2] }]; #IO L24P T3 A01 D17 14 Sch=an[2]
[get ports { AN[3] }]; #IO L19P T3 A22 15 Sch=an[3]
[get ports { AN[4] }]; #IO L8N T1 D12 14 Sch=an[4]
[get_ports { AN[5] }]; #IO_L14P_T2_SRCC 14 Sch=an[5]
#set property -dict { PACKAGE PIN K2 IOSTANDARD LVCMOS33 }
                   [get_ports { AN[6] }]; #IO_L23P_T3_35 Sch=an[6]
[get ports { AN[7] }]; #IO L23N T3 A02 D18 14 Sch=an[7]
##Buttons
#set property -dict { PACKAGE PIN C12 IOSTANDARD LVCMOS33 }
       [get ports { CPU RESETN }]; #IO L3P T0 DQS_AD1P_15 Sch=cpu_resetn
#set property -dict { PACKAGE PIN N17
                         IOSTANDARD LVCMOS33 }
                  [get ports { BTNC }]; #IO L9P T1 DQS 14 Sch=btnc
[get ports { resetn }]; #IO L9P T1 DQS 14 Sch=btnc
[get ports { BTNU }]; #IO L4N T0 D05 14 Sch=btnu
[get_ports { BTNL }]; #IO_L12P_T1_MRCC_14 Sch=btnl
[get_ports { BTNR }]; #IO_L10N_T1_D15_14 Sch=btnr
[get ports { BTND }]; #IO L9N T1 DQS D13 14 Sch=btnd
[get_ports { send }]; #IO_L9N_T1 DQS D13 14 Sch=btnd
##Pmod Headers
##Pmod Header JA
#set property -dict { PACKAGE PIN C17 IOSTANDARD LVCMOS33 }
                [get ports { JA[1] }]; #IO L20N T3 A19 15 Sch=ja[1]
[get ports { JA[2] }]; #IO L21N T3 DQS A18 15 Sch=ja[2]
[get ports { JA[3] }]; #IO L21P T3 DQS 15 Sch=ja[3]
#set property -dict { PACKAGE PIN G17 IOSTANDARD LVCMOS33 }
                [get ports { JA[4] }]; #IO L18N T2 A23 15 Sch=ja[4]
[get ports { JA[7] }]; #IO L16N T2 A27 15 Sch=ja[7]
[get ports { JA[8] }]; #IO L16P T2 A28 15 Sch=ja[8]
[get ports { JA[9] }]; #IO L22N T3 A16 15 Sch=ja[9]
#set property -dict { PACKAGE PIN G18 IOSTANDARD LVCMOS33 }
               [get_ports { JA[10] }]; #IO_L22P_T3_A17_15 Sch=ja[10]
##Pmod Header JB
                         IOSTANDARD LVCMOS33 }
#set property -dict { PACKAGE PIN D14
                [get ports { JB[1] }]; #IO L1P TO ADOP 15 Sch=jb[1]
```

```
#set property -dict { PACKAGE PIN F16
                                     iostandard Lvcmos33 }
                       [get ports { JB[2] }]; #IO L14N T2 SRCC 15 Sch=jb[2]
#set property -dict { PACKAGE PIN G16
                                    IOSTANDARD LVCMOS33 }
                       [get_ports { JB[3] }]; #IO_L13N_T2 MRCC 15 Sch=jb[3]
#set_property -dict { PACKAGE PIN H14
                                    IOSTANDARD LVCMOS33 }
                        [get_ports { JB[4] }]; #IO_L15P_T2 DQS 15 Sch=jb[4]
[get ports { JB[7] }]; #IO L11N T1 SRCC 15 Sch=jb[7]
#set property -dict { PACKAGE PIN F13 IOSTANDARD LVCMOS33 }
                        [get_ports { JB[8] }]; #IO_L5P_T0_AD9P_15 Sch=jb[8]
#set property -dict { PACKAGE PIN G13
                                     IOSTANDARD LVCMOS33 }
                                  [get ports { JB[9] }]; #IO 0 15 Sch=jb[9]
#set property -dict { PACKAGE PIN H16
                                     IOSTANDARD LVCMOS33 }
                     [get ports { JB[10] }]; #IO L13P T2 MRCC 15 Sch=jb[10]
##Pmod Header JC
#set property -dict { PACKAGE PIN K1
                                      IOSTANDARD LVCMOS33 }
                           [get_ports { JC[1] }]; #IO L23N T3 35 Sch=jc[1]
set property -dict { PACKAGE PIN K1
                                    IOSTANDARD LVCMOS33
                         [get ports { SCLK out }]; #IO L23N T3 35 Sch=jc[1]
#set property -dict { PACKAGE PIN F6
                                      IOSTANDARD LVCMOS33 }
                       [get_ports { JC[2] }]; #IO_L19N_T3 VREF 35 Sch=jc[2]
                                    IOSTANDARD LVCMOS33 }
set property -dict { PACKAGE PIN F6
                    [get_ports { LDAC_out }]; #IO_L19N T3 VREF 35 Sch=jc[2]
#set property -dict { PACKAGE PIN J2
                                     IOSTANDARD LVCMOS33 }
                           [get_ports { JC[3] }]; #IO_L22N_T3_35 Sch=jc[3]
#set property -dict { PACKAGE PIN G6
                                   iostandard Lvcmos33 }
                            [get ports { JC[4] }]; #IO L19P T3 35 Sch=jc[4]
                                     IOSTANDARD LVCMOS33 }
#set property -dict { PACKAGE PIN E7
                             [get ports { JC[7] }]; #IO L6P T0 35 Sch=jc[7]
set property -dict { PACKAGE PIN E7
                                    IOSTANDARD LVCMOS33 }
                            [get_ports { CS_out }]; #IO_L6P_T0_35 Sch=jc[7]
#set property -dict { PACKAGE PIN J3
                                    IOSTANDARD LVCMOS33 }
                           [get_ports { JC[8] }]; #IO_L22P_T3_35 Sch=jc[8]
                                    iostandard Lvcmos33 }
set property -dict { PACKAGE PIN J3
                          [get ports { SDI out }]; #IO L22P T3 35 Sch=jc[8]
#set property -dict { PACKAGE PIN J4
                                      IOSTANDARD LVCMOS33 }
                        [get ports { JC[9] }]; #IO L21P T3 DQS 35 Sch=jc[9]
[get ports { JC[10] }]; #IO L5P TO AD13P 35 Sch=jc[10]
##Pmod Header JD
#set property -dict { PACKAGE PIN H4
                                      IOSTANDARD LVCMOS33 }
                        [get ports { JD[1] }]; #IO L21N T3 DQS 35 Sch=jd[1]
#set property -dict { PACKAGE PIN H1
                                      IOSTANDARD LVCMOS33 }
                            [get ports { JD[2] }]; #IO L17P T2 35 Sch=jd[2]
#set property -dict { PACKAGE PIN G1
                                      IOSTANDARD LVCMOS33 }
                            [get ports { JD[3] }]; #IO L17N T2 35 Sch=jd[3]
#set property -dict { PACKAGE PIN G3
                                      IOSTANDARD LVCMOS33 }
                            [get ports { JD[4] }]; #IO L20N T3 35 Sch=jd[4]
#set property -dict { PACKAGE PIN H2
                                      IOSTANDARD LVCMOS33 }
                        [get_ports { JD[7] }]; #IO_L15P_T2_DQS_35 Sch=jd[7]
#set property -dict { PACKAGE PIN G4
                                      IOSTANDARD LVCMOS33 }
                            [get ports { JD[8] }]; #IO L20P T3 35 Sch=jd[8]
#set property -dict { PACKAGE PIN G2
                                      IOSTANDARD LVCMOS33 }
                        [get ports { JD[9] }]; #IO L15N T2 DQS 35 Sch=jd[9]
```

```
[get_ports { JD[10] }]; #IO_L13N_T2_MRCC_35 Sch=jd[10]
##Pmod Header JXADC
#set property -dict { PACKAGE PIN A14 IOSTANDARD LVDS
            [get ports { XA N[1] }]; #IO L9N T1 DQS AD3N 15 Sch=xa n[1]
#set property -dict { PACKAGE PIN A13 IOSTANDARD LVDS
             [get_ports { XA_P[1] }]; #IO_L9P_T1_DQS_AD3P_15 Sch=xa_p[1]
[get ports { XA N[2] }]; #IO L8N T1 AD10N 15 Sch=xa n[2]
#set property -dict { PACKAGE PIN A15 IOSTANDARD LVDS
               [get ports { XA P[2] }]; #IO L8P T1 AD10P 15 Sch=xa p[2]
[get ports { XA N[3] }]; #IO L7N T1 AD2N 15 Sch=xa n[3]
[get ports { XA P[3] }]; #IO L7P T1 AD2P 15 Sch=xa p[3]
#set property -dict { PACKAGE PIN A18 IOSTANDARD LVDS
              [get ports { XA N[4] }]; #IO L10N T1 AD11N 15 Sch=xa n[4]
#set property -dict { PACKAGE PIN B18 IOSTANDARD LVDS
              [get ports { XA P[4] }]; #IO L10P T1 AD11P 15 Sch=xa p[4]
##VGA Connector
#set property -dict { PACKAGE PIN A3
                              IOSTANDARD LVCMOS33 }
             [get_ports { VGA_R[0] }]; #IO_L8N_T1_AD14N_35 Sch=vga_r[0]
[get_ports { VGA_R[1] }]; #IO_L7N_T1_AD6N_35 Sch=vga_r[1]
[get ports { VGA R[2] }]; #IO L1N TO AD4N 35 Sch=vga r[2]
[get ports { VGA R[3] }]; #IO L8P T1 AD14P 35 Sch=vga r[3]
#set_property -dict { PACKAGE_PIN C6
                              IOSTANDARD LVCMOS33 }
              [get_ports { VGA_G[0] }]; #IO_L1P_T0_AD4P_35 Sch=vga g[0]
#set property -dict { PACKAGE PIN A5 IOSTANDARD LVCMOS33 }
           [get_ports { VGA_G[1] }]; #IO_L3N_T0_DQS_AD5N_35 Sch=vga g[1]
[get ports { VGA G[2] }]; #IO L2N TO AD12N 35 Sch=vga g[2]
[get ports { VGA G[3] }]; #IO L3P T0 DQS AD5P 35 Sch=vga g[3]
#set property -dict { PACKAGE PIN B7 IOSTANDARD LVCMOS33 }
             [get ports { VGA B[0] }]; #IO L2P T0 AD12P 35 Sch=vga b[0]
[get ports { VGA B[1] }]; #IO L4N T0 35 Sch=vga b[1]
#set property -dict { PACKAGE PIN D7
                             IOSTANDARD LVCMOS33 }
              [get ports { VGA B[2] }]; #IO L6N T0 VREF 35 Sch=vga b[2]
#set property -dict { PACKAGE PIN D8
                             IOSTANDARD LVCMOS33 }
                  [get ports { VGA B[3] }]; #IO L4P T0 35 Sch=vga b[3]
#set property -dict { PACKAGE PIN B11
                              IOSTANDARD LVCMOS33 }
                     [get ports { VGA HS }]; #IO L4P T0 15 Sch=vga hs
[get_ports { VGA_VS }]; #IO_L3N_T0_DQS_AD1N_15 Sch=vga_vs
##Micro SD Connector
```

```
#set property -dict { PACKAGE PIN E2
                           IOSTANDARD LVCMOS33 }
            [get ports { SD RESET }]; #IO L14P T2 SRCC 35 Sch=sd reset
[get ports { SD CD }]; #IO L9N T1 DQS AD7N 35 Sch=sd cd
[get ports { SD SCK }]; #IO L9P T1 DQS AD7P 35 Sch=sd sck
#set property -dict { PACKAGE PIN C1
                           IOSTANDARD LVCMOS33 }
                   [get_ports { SD_CMD }]; #IO_L16N_T2_35 Sch=sd cmd
[get_ports { SD_DAT[0] }]; #IO_L16P_T2_35 Sch=sd dat[0]
[get ports { SD DAT[1] }]; #IO L18N T2 35 Sch=sd dat[1]
[get ports { SD DAT[2] }]; #IO L18P T2 35 Sch=sd dat[2]
[get ports { SD DAT[3] }]; #IO L14N T2 SRCC 35 Sch=sd dat[3]
##Accelerometer
#set property -dict { PACKAGE PIN E15
                            IOSTANDARD LVCMOS33 }
            [get ports { ACL MISO }]; #IO L11P T1 SRCC 15 Sch=acl miso
[get_ports { ACL_MOSI }]; #IO_L5N_T0_AD9N_15 Sch=acl_mosi
[get_ports { ACL_SCLK }]; #IO_L14P_T2_SRCC_15 Sch=acl_sclk
[get_ports { ACL_CSN }]; #IO_L12P_T1_MRCC_15 Sch=acl_csn
[get_ports { ACL_INT[1] }]; #IO_L2P_T0_AD8P_15 Sch=acl_int[1]
[get ports { ACL INT[2] }]; #IO L20P T3 A20 15 Sch=acl int[2]
##Temperature Sensor
#set property -dict { PACKAGE PIN C14 IOSTANDARD LVCMOS33 }
              [get ports { TMP SCL }]; #IO L1N TO ADON 15 Sch=tmp scl
#set property -dict { PACKAGE PIN C15 IOSTANDARD LVCMOS33 }
              [get ports { TMP SDA }]; #IO L12N T1 MRCC 15 Sch=tmp sda
#set_property -dict { PACKAGE PIN D13
                           IOSTANDARD LVCMOS33 }
              [get ports { TMP INT }]; #IO L6N T0 VREF 15 Sch=tmp int
[get ports { TMP CT }]; #IO L2N TO AD8N 15 Sch=tmp ct
##Omnidirectional Microphone
#set property -dict { PACKAGE PIN J5
                            IOSTANDARD LVCMOS33 }
                        [get ports { M CLK }]; #IO 25 35 Sch=m clk
#set property -dict { PACKAGE PIN H5
                           IOSTANDARD LVCMOS33 }
                   [get ports { M DATA }]; #IO L24N T3 35 Sch=m data
#set property -dict { PACKAGE PIN F5
                            IOSTANDARD LVCMOS33 }
                     [get ports { M LRSEL }]; #IO 0 35 Sch=m lrsel
##PWM Audio Amplifier
#set property -dict { PACKAGE PIN A11
                           IOSTANDARD LVCMOS33 }
                  [get ports { AUD PWM }]; #IO L4N T0 15 Sch=aud pwm
[get ports { AUD SD }]; #IO L6P T0 15 Sch=aud sd
```

```
#set property -dict { PACKAGE PIN C4
                            IOSTANDARD LVCMOS33 }
         [get ports { UART TXD IN }]; #IO L7P T1 AD6P 35 Sch=uart txd in
[get ports { UART RXD OUT }]; #IO L11N T1 SRCC 35 Sch=uart rxd out
#set property -dict { PACKAGE PIN D3 IOSTANDARD LVCMOS33 }
             [get_ports { UART_CTS }]; #IO_L12N_T1_MRCC_35 Sch=uart_cts
                           IOSTANDARD LVCMOS33 }
#set property -dict { PACKAGE PIN E5
             [get ports { UART RTS }]; #IO L5N TO AD13N 35 Sch=uart rts
##USB HID (PS/2)
#set property -dict { PACKAGE PIN F4
                             IOSTANDARD LVCMOS33 }
              [get ports { PS2 CLK }]; #IO L13P T2 MRCC 35 Sch=ps2 clk
#set property -dict { PACKAGE PIN B2 IOSTANDARD LVCMOS33 }
            [get ports { PS2 DATA }]; #IO L10N T1 AD15N 35 Sch=ps2 data
##SMSC Ethernet PHY
#set property -dict { PACKAGE PIN C9
                             IOSTANDARD LVCMOS33 }
              [get ports { ETH MDC }]; #IO L11P T1 SRCC 16 Sch=eth mdc
[get_ports { ETH_MDIO }]; #IO_L14N_T2_SRCC_16 Sch=eth_mdio
[get_ports { ETH_RSTN }]; #IO_L10P_T1_AD15P_35 Sch=eth_rstn
[get_ports { ETH_CRSDV }]; #IO_L6N_T0_VREF_16 Sch=eth_crsdv
[get ports { ETH RXERR }]; #IO L13N T2 MRCC 16 Sch=eth rxerr
[get_ports { ETH_RXD[0] }]; #IO_L13P_T2_MRCC_16 Sch=eth rxd[0]
19N T3 VREF 16 Sch=eth rxd[1]
#set_property -dict { PACKAGE PIN B9
                            iostandard Lvcmos33 }
                                      1_SRCC_16 Sch=eth_txen
#set property -dict { PACKAGE PIN A10 IOSTANDARD LVCMOS33 }
          [get ports { ETH TXD[0] }]; #IO L14P T2 SRCC 16 Sch=eth txd[0]
[get ports { ETH TXD[1] }]; #IO L12N T1 MRCC 16 Sch=eth txd[1]
[get ports { ETH REFCLK }]; #IO L11P T1 SRCC 35 Sch=eth refclk
#set property -dict { PACKAGE PIN B8 IOSTANDARD LVCMOS33 }
             [get ports { ETH INTN }]; #IO L12P T1 MRCC 16 Sch=eth intn
##Quad SPI Flash
[get ports { QSPI DQ[0] }]; #IO L1P TO D00 MOSI 14 Sch=qspi dq[0]
[get ports { QSPI DQ[1] }]; #IO L1N TO D01 DIN 14 Sch=qspi dq[1]
#set_property -dict { PACKAGE PIN L14
                            iostandard Lvcmos33 }
           [get_ports { QSPI_DQ[2] }]; #IO_L2P_T0_D02_14 Sch=qspi dq[2]
#set property -dict { PACKAGE PIN M14
                            IOSTANDARD LVCMOS33 }
           [get_ports { QSPI_DQ[3] }]; #IO_L2N_T0 D03 14 Sch=qspi dq[3]
[get ports { QSPI CSN }]; #IO L6P T0 FCS B 14 Sch=qspi csn
```