

DISCLAIMER by VSD Corp. Pvt. Ltd.

- ADC (avsdadc_3v3) spec sheet for 180nm tech node
- Original Specs from XFAB and Recreated by VSD Corp. Pvt. Ltd.
- To be used only for Educational purposes
- Please contact Kunal at <u>kunalpghosh@gmail.com</u> in case of any doubts



avsdadc_3v3 preferred dimensions, pin locations and metal layers



■ D[9-0], EN, EOC, CLK, START pins (metal3) – 0.28um x 0.28um


VDDA, VSSA pins (metal2) – 0.4um x 3um


VREFL, VREFH pins (metal2) – 9.48um x 0.4um


VDD, VSS pins (metal2) – 0.4um x 1.5um


https://www.vlsisystemdesign.com/

avsdadc_3v3 operating modes










avsdadc_3v3 operating modes (For F_{CLK}=1MHz)



avsdadc_3v3 plots and values needed

- 1) DNL vs Digital code at $V_{REF} = V_{DD} = 3.3V$; $F_{CLK} = 2MHz$ and T = 20C
- 2) INL vs Digital code at $V_{REF} = V_{DD} = 3.3V$; $F_{CLK} = 2MHz$ and T = 20C
- 3) DNL vs Digital code at V_{REF} = 1.25V, V_{DD} = 3.3V; F_{CLK} = 2MHz & 1MHz and T=20C
- 4) INL vs Digital code at V_{REF}=1.25V, V_{DD}=3.3V; F_{CLK}=2MHz & 1MHz and T=20C

https://www.vlsisystemdesign.com/