



CHITTAGONG UNIVERSITY OF ENGINEERING AND TECHNOLOGY

Department of Electronics and Telecommunication Engineering

VLSI Technology Sessional

ETE 404

Experiment No:10

Introduction to Verilog Testbenches and Functional Verification

Submitted by:

Shamanza Chowdhury

ID: 1908008

Submitted to:

Arif Istiaque Rupom

Lecturer

Dept. of ETE,CUET

November 02, 2024

1 Objectives:

- To familiarize with ModelSim.
- To familiarize with writing testbenches.
- To verify combinational circuits imposing test vectors.

2 Apparatus:

- **Software:**ModelSim-Altera

3 2x1 Multiplexer Design:

3.1 2x1 Multiplexer DUT :

Implementing the DUT using the following Verilog code:

Listing 1: 2x1 Multiplexer

```
1  module mux_2x1(input wire a, b, sel, output wire y);  
2  assign y = (sel) ? b : a;  
3  endmodule
```

3.2 2x1 Multiplexer Testbench :

Creating a testbench to simulate the DUT using the following Verilog code:

Listing 2: 2x1 Multiplexer Testbench

```
1  module mux_2x1_tb;  
2  // Inputs to the DUT (reg type for testbench)  
3  reg a, b, sel;  
4  // Output from the DUT (wire type for testbench)  
5  wire y;  
6  // Instantiate the DUT  
7  mux_2x1 uut (  
8  .a(a),  
9  .b(b),  
10 .sel(sel),  
11 .y(y)
```

```

12 );
13 // Test stimulus
14 initial begin
15     // Initialize inputs
16     a = 0;
17     b = 0;
18     sel = 0;
19     // Apply test vectors
20     #10 a = 0; b = 0; sel = 0; // Expect y = a = 0
21     #10 a = 0; b = 1; sel = 0; // Expect y = a = 0
22     #10 a = 1; b = 0; sel = 0; // Expect y = a = 1
23     #10 a = 1; b = 1; sel = 0; // Expect y = a = 1
24     #10 a = 0; b = 0; sel = 1; // Expect y = b = 0
25     #10 a = 0; b = 1; sel = 1; // Expect y = b = 1
26     #10 a = 1; b = 0; sel = 1; // Expect y = b = 0
27     #10 a = 1; b = 1; sel = 1; // Expect y = b = 1
28     // Finish the simulation
29     #10 $finish;
30 end
31 // Monitor the output
32 initial begin
33     $monitor("At time %0t: a = %b, b = %b, sel = %b -> y = %b", $time, a, b, sel, y
34             );
35 end
endmodule

```

3.3 Behavior Analysis of 2X1 Multiplexer:

Simulation: Simulating the design using ModelSim and analyzing the output waveforms:



Figure 01:Waveform of 2x1 Multiplexer.

Transcript: Verifying the functionality from the Transcript window:

```
Transcript
run
# At time 20: a = 0, b = 1, sel = 0 -> y = 0
run
# At time 30: a = 1, b = 0, sel = 0 -> y = 1
run
# At time 40: a = 1, b = 1, sel = 0 -> y = 1
run
# At time 50: a = 0, b = 0, sel = 1 -> y = 0
run
# At time 60: a = 0, b = 1, sel = 1 -> y = 1
run
# At time 70: a = 1, b = 0, sel = 1 -> y = 0
run
# At time 80: a = 1, b = 1, sel = 1 -> y = 1
# ** Note: $finish      : F:/vlsi_quartus/expl0/test/mux_2x1_tb.v(29)
# Time: 90 ps  Iteration: 0  Instance: /mux_2x1_tb
# 1
# Break in Module mux_2x1_tb at F:/vlsi_quartus/expl0/test/mux_2x1_tb.v line 29
```

Figure 02:Transcript of 2x1 Multiplexer.

It can be seen that the output “y” mimics “a” when “sel” is 0 and mimics “b” when “sel” is 1. Hence it has been matched with the test vectors.

4 Full Adder Design:

4.1 Full Adder DUT :

Implementing the DUT using the following Verilog code:

Listing 3: Full Adder

```
1 module full_adder (
2     input a, // First input bit
3     input b, // Second input bit
```

```

4  input cin, // Carry input
5  output sum, // Sum output
6  output cout // Carry output
7 );
8  assign {cout, sum} = a + b + cin;
9  endmodule

```

4.2 Full Adder Testbench :

Creating a testbench to simulate the DUT using the following Verilog code:

Listing 4: 2x1 Full Adder Testbench

```

1  module full_adder_tb;
2      reg a, b, cin; // Input signals for the DUT
3      wire sum, cout; // Output signals from the DUT
4      // Instantiate the full adder
5      full_adder uut (
6          .a(a),
7          .b(b),
8          .cin(cin),
9          .sum(sum),
10         .cout(cout)
11     );
12     // Apply test vectors
13     initial begin
14         // Initialize inputs
15         a = 0; b = 0; cin = 0;
16
17         // Test case 1: 0 + 0 + 0 = 0, carry = 0
18         #10 a = 0; b = 0; cin = 0;
19         // Test case 2: 0 + 0 + 1 = 1, carry = 0
20         #10 a = 0; b = 0; cin = 1;
21         // Test case 3: 0 + 1 + 0 = 1, carry = 0
22         #10 a = 0; b = 1; cin = 0;
23         // Test case 4: 0 + 1 + 1 = 0, carry = 1
24         #10 a = 0; b = 1; cin = 1;
25         // Test case 1: 1 + 0 + 0 = 1, carry = 0

```

```

26 #10 a = 1; b = 0; cin = 0;
27 // Test case 2: 1 + 0 + 1 = 0, carry = 1
28 #10 a = 1; b = 0; cin = 1;
29 // Test case 3: 1 + 1 + 0 = 0, carry = 1
30 #10 a = 1; b = 1; cin = 0;
31 // Test case 4: 1 + 1 + 1 = 1, carry = 1
32 #10 a = 1; b = 1; cin = 1;
33
34 // Finish simulation
35 #10 $finish;
36 end
37 // Monitor the inputs and outputs
38 initial begin
39     $monitor("At time %0t: a = %b, b = %b, cin = %b -> sum = %b,
40 cout = %b",
41     $time, a, b, cin, sum, cout);
42 end
43 endmodule

```

4.3 Behavior Analysis of Full Adder:

Simulation: Simulating the design using ModelSim and analyzing the output waveforms:



Figure 03:Waveform of Full Adder.

Transcript: Verifying the functionality from the Transcript window:

```
Transcript
VSIM 13> run
# At time 0: a = 0, b = 0, cin = 0 -> sum = 0, cout = 0
run
# At time 20: a = 0, b = 0, cin = 1 -> sum = 1, cout = 0
run
# At time 30: a = 0, b = 1, cin = 0 -> sum = 1, cout = 0
run
# At time 40: a = 0, b = 1, cin = 1 -> sum = 0, cout = 1
run
# At time 50: a = 1, b = 0, cin = 0 -> sum = 1, cout = 0
run
# At time 60: a = 1, b = 0, cin = 1 -> sum = 0, cout = 1
run
# At time 70: a = 1, b = 1, cin = 0 -> sum = 0, cout = 1
run
# At time 80: a = 1, b = 1, cin = 1 -> sum = 1, cout = 1
# ** Note: $finish      : F:/vlsi_quartus/expl0/test_fulladder/full_adder_tb.v(35)
#   Time: 90 ps  Iteration: 0  Instance: /full_adder_tb
# 1
# Break in Module full_adder_tb at F:/vlsi_quartus/expl0/test_fulladder/full_adder_tb.v line 35
```

Figure 04:Transcript of Full Adder.

It can be seen that the full adder outputs match the expected test vectors: the 'sum' and 'cout' values correctly represent the binary addition of inputs a, b, and cin, confirming the correct operation of the full adder.

5 2x4 Decoder Design:

5.1 2x4 Decoder DUT :

Implementing the DUT using the following Verilog code:

Listing 5: 2x4 Decoder

```
1 module decoder_2x4 (
2     input  [1:0] in, // 2-bit input
3     output [3:0] out // 4-bit output
4 );
5 assign out = (in == 2'b00) ? 4'b0001 :
6 (in == 2'b01) ? 4'b0010 :
7 (in == 2'b10) ? 4'b0100 :
8 (in == 2'b11) ? 4'b1000 : 4'b0000;
9 endmodule
```

5.2 2x4 Decoder Testbench :

Creating a testbench to simulate the DUT using the following Verilog code:

Listing 6: 2x4 Decoder Testbench

```
1 module decoder_2x4_tb;
2   reg [1:0] in; // 2-bit input for the DUT
3   wire [3:0] out; // 4-bit output from the DUT
4   // Instantiate the 2-to-4 decoder
5   decoder_2x4 uut (
6     .in(in),
7     .out(out)
8   );
9   // Apply test vectors
10  initial begin
11    // Test case 1: in = 00 -> out = 0001
12    #10 in = 2'b00;
13    // Test case 2: in = 01 -> out = 0010
14    #10 in = 2'b01;
15    // Test case 3: in = 10 -> out = 0100
16    #10 in = 2'b10;
17    // Test case 4: in = 11 -> out = 1000
18    #10 in = 2'b11;
19    // Finish simulation
20    #10 $finish;
21  end
22  // Monitor the inputs and outputs
23  initial begin
24    $monitor("At time %0t: in = %b -> out = %b", $time, in, out);
25  end
26 endmodule
```


5.3 Behavior Analysis of 2X4 Decoder:

Simulation: Simulating the design using ModelSim and analyzing the output waveforms:




Figure 05:Waveform of 2x4 Decoder.

Transcript: Verifying the functionality from the Transcript window:

```
Transcript
VSIM 18> run
# At time 0: in = xx -> out = xxxx
run
# At time 10: in = 00 -> out = 0001
run
# At time 20: in = 01 -> out = 0010
run
# At time 30: in = 10 -> out = 0100
run
# At time 40: in = 11 -> out = 1000
# ** Note: $finish      : F:/vlsi_quartus/exp10/test_decoder/decoder_2x4_tb.v(21)
# Time: 50 ps  Iteration: 0  Instance: /decoder_2x4_tb
# 1
# Break in Module decoder_2x4_tb at F:/vlsi_quartus/exp10/test_decoder/decoder_2x4_tb.v line 21
```

Figure 06:Transcript of 2x4 Decoder.

It can be seen that the decoder outputs match the expected test vectors: 'out' = 0001 for 'in' = 00, 'out' = 0010 for 'in' = 01, 'out' = 0100 for 'in' = 10, and 'out' = 1000 for 'in' = 11, confirming the correct behavior of the decoder.

6 2 Bit Magnitude Comparator Design:

6.1 Magnitude Comparator DUT :

Implementing the DUT using the following Verilog code:

Listing 7: Magnitude Comparator

```
1 module comparator_2bit (  
2     input [1:0] a, // First 2-bit input  
3     input [1:0] b, // Second 2-bit input  
4     output reg gt, // Output: a > b  
5     output reg lt, // Output: a < b  
6     output reg eq // Output: a == b  
7 );  
8 always @(*) begin  
9     if (a > b) begin  
10        gt = 1;  
11        lt = 0;  
12        eq = 0;  
13    end  
14    else if (a < b) begin  
15        gt = 0;  
16        lt = 1;  
17        eq = 0;  
18    end  
19    else begin  
20        gt = 0;  
21        lt = 0;  
22        eq = 1;  
23    end  
24 end  
25 endmodule
```

6.2 Magnitude Comparator Testbench :

Creating a testbench to simulate the DUT using the following Verilog code:

Listing 8: Magnitude Comparator Testbench

```
1 module tb_comparator_2bit;
2   reg [1:0] a, b; // 2-bit inputs for the DUT
3   wire gt, lt, eq; // Outputs from the DUT
4   // Instantiate the 2-bit comparator
5   comparator_2bit uut (
6     .a(a),
7     .b(b),
8     .gt(gt),
9     .lt(lt),
10    .eq(eq)
11  );
12  // Apply test vectors
13  initial begin
14    // Test case 1: a = 00, b = 01 -> a < b
15    #10 a = 2'b00; b = 2'b01;
16    // Test case 2: a = 10, b = 10 -> a == b
17    #10 a = 2'b10; b = 2'b10;
18    // Test case 3: a = 11, b = 01 -> a > b
19    #10 a = 2'b11; b = 2'b01;
20    // Test case 4: a = 01, b = 10 -> a < b
21    #10 a = 2'b01; b = 2'b10;
22    // Finish simulation
23    #10 $finish;
24  end
25  // Monitor the inputs and outputs
26  initial begin
27    $monitor("At time %0t: a = %b, b = %b -> gt = %b, lt = %b, eq
28    = %b",
29    $time, a, b, gt, lt, eq);
30  end
31 endmodule
```

6.3 Behavior Analysis of Full Adder:

Simulation: Simulating the design using ModelSim and analyzing the output waveforms:




Figure 07:Waveform of Magnitude Comparator.

Transcript: Verifying the functionality from the Transcript window:

```
VSIM 7> run
# At time 0: a = xx, b = xx -> gt = x, lt = x, eq = x
run
# At time 10: a = 00, b = 01 -> gt = 0, lt = 1, eq = 0
run
# At time 20: a = 10, b = 10 -> gt = 0, lt = 0, eq = 1
run
# At time 30: a = 11, b = 01 -> gt = 1, lt = 0, eq = 0
VSIM 8> run
# At time 40: a = 01, b = 10 -> gt = 0, lt = 1, eq = 0
# ** Note: $finish      : F:/vlsi_quartus/expl0/test_comparator/tb_comparator_2bit.v(23)
# Time: 50 ps Iteration: 0 Instance: /tb_comparator_2bit
# 1
# Break in Module tb_comparator_2bit at F:/vlsi_quartus/expl0/test_comparator/tb_comparator_2bit.v line 23
```

Figure 08:Transcript of Magnitude Comparator.

It can be seen that the comparator outputs match the expected test vectors: 'gt' = 0, 'lt' = 1, and 'eq' = 0 when $a < b$; 'gt' = 0, 'lt' = 0, and 'eq' = 1 when $a == b$; and 'gt' = 1, 'lt' = 0, and 'eq' = 0 when $a > b$, confirming the correct behavior of the 2-bit comparator.

7 Discussion:

- The experiment was conducted to evaluate the behavior of designs by generating simulation waveforms and transcripts using HDL codes for the multiplexer, full adder, decoder, and magnitude comparator.
- It was observed that the waveforms matched the expected outputs perfectly, as confirmed by the terminal transcripts . This confirmed the functionality and accuracy of the designed modules and testbenches.
- The ModelSim-Altera software was introduced and utilized in this lab for all coding and simulations.
- Project file name and module name should be same.
- The initial step involved writing the Design Under Test (DUT) code, representing the design to be verified. Subsequently, the testbench code was written, containing the design's truth table to facilitate verification.
- The testbench interacted with the DUT by applying input vectors and observing the outputs, while monitors were used to display the DUT's outputs after verification.
- No errors were encountered during compilation or simulation, indicating the correctness of the Verilog code for all modules.