


IIT B RISC PIPELINED

Github repository: <https://github.com/shambhavi13/IITB-RISC-23>

Deep Boliya
Shambhavi Shanker
Swadhin Dash
Scaria K.

instructions:

ADD/NAND	0001/0010	$RA + RB \longrightarrow RC \text{ (Dest)}$
ADI	0000	$RA + 6imm \longrightarrow RB \text{ (")}$
LLI	0011	$0 + 9imm \longrightarrow RA \text{ (")}$
LW	0100	$M(RB + 6imm) \longrightarrow RA \text{ (Dest)}$
SW	0101	$M(RB + 6imm) \longleftarrow RA \text{ (Dir)}$
BEQ	1000	} if Branch $PC' = PC + 2imm$
BLT	1001	
BLE	1010	
JAL	1100	: Dest $RA \xleftarrow{(PC+2)} ; PC + 2imm$
JLR	1101	: Dest $RA \xleftarrow{(PC+2)} ; RB$
JRI	1111	: to $RA + 2imm$



pipeline Registers

IF/ID

input: im-data
PC
PC+2

output: IR₄₋₉ (R_n-address)
IR₂₋₆ (R_B-address)
IR₅₋₃ (R_C-address)
IR₅₋₀ (6-imm)
IR₈₋₀ (9-imm)
PC, PC+2, in-data-out

ID/RR

input: IR₄₋₉ (R_n-address)
IR₂₋₆ (R_B-address)
IR₅₋₃ (R_C-address)

SE-imm & 2imm from SM-mux
PC+2
PC+2imm, in-in

output: IR₄₋₉ (R_n-address)
IR₂₋₆ (R_B-address)
IR₅₋₃ (R_C-address)
SM-mux-out
PC+2, PC+2imm, in-out

RR/EX:

i/p: from Dest mux
from ALU-A-mux
from ALU-B-mux
RA
PC+2, PC+2imm, in-in

o/p: Dest
alu-a-mux
alu-b-mux
RA
PC+2, PC+2imm, in-out

EX/MEM

i/p: from dest-2-mux
RA


alu-c
PC+2, in-in

output: dest-2-mux
RA (D-in)
alu-c (mem-add)
PC+2, in-out


MEM/WB

input: Dest
D-out
mem-add (alu-c)
PC+2, in-in

output: Dest
D-out
PC+2
alu-c (mem-add), in-out




alu-mux-A



alu-mux-B

Our Modifications and Assumptions

→ Register File has 3 more ports

PC can be written ← RF_PC_Write →  RF_PC_Read → PC can be read at start of each clock cycle.

→ The controller and Hazard Detection unit are independent of the pipeline i.e. they effect all pipelines at once.


→ Since the pointer counter (PC) is stored in R0 in the register file, this might lead to branching in other instructions such as ^{ADA} if R0 is the destination, hence causing hazards.
We leave it upto the programmers decision

→ We have used an LMSM block for the instruction LM-SM, whose working is explained later.


0001 { 0000 0000 0010 0010 0010 0010
ADD, ADC, ADZ, ACA, ACC, ACZ
AWC, ACW
0001 0001

NDU, NDC, NDZ { 0100
NCU, NCC, NCZ { 0101 } 0010



alu-op




0000 ADI ALU-op: 0000 (add) (Ra + Imm6) → Rb




0011 LLI ALU-op: 1001 (LLI): just returns ALU-B LLI ra, imm4



SW 0101 $alu_op = add(10000)$ SW ra, rb, 9mm




BEB 1000 BLT 1001 BLE 1010
 alu_op 0110 0111 1000



JAL 1100


alu-op: nop (1111)



JLR 1101

alu-op: NOP (1111)


jlr ra,rb



JRI 1111


alu-op = 0000 (add)

jri, ra, imm9




LM and SM

→ We are using an LM-SM block that does the following:



This loop repeats until Immediate equals zero.



LM

0110

alu-op

1110

	IF	ID	RR	EX	mem	WB
1.	1 ₁					
2.	1 ₂	1 ₁				
3.	1 ₂	1 ₂	1 ₁			
4.	1 ₂	1 ₂	1 ₂	1 ₁₇		
5.	1 ₂	1 ₂	1 ₂	1 ₁₄	1 ₁₇	
6.	1 ₂	1 ₂	1 ₂	1 ₁₀	1 ₁₄	1 ₁₇
7.	1 ₂	1 ₂	1 ₂	1 ₁₀	1 ₁₀	1 ₁₄
8.	1 ₂	1 ₂	1 ₂	1 ₁₀	1 ₁₀	1 ₁₀
9.	1 _n	1 ₂	1 ₂	1 ₂	1 ₁₀	1 ₁₀

↳ new instruction loaded.

in (2) - PC-EN=0, ∴ new instructions don't get loaded

in (4) we stop write enable to RR/EX

in (7), when immediate=0, we turn off all controls i.e we disable (1imm0)

in (9) we set PC-EN=1 and RR-EX-EN=1

SM

0111

alu-op 1110

	IF	ID	RR	EX	mem	WB
1.	1 ₁					
2.	1 ₂	1 ₁				
3.	1 ₂	1 ₂	1 ₁₇			
4.	1 ₂	1 ₂	1 ₁₄	1 ₁₇		
5.	1 ₂	1 ₂	1 ₁₀	1 ₁₄	1 ₁₇	
6.	1 ₂	1 ₂	1 ₁₀	1 ₁₀	1 ₁₄	1 ₁₇
7.	1 ₃	1 ₂	1 ₁₀	1 ₁₀	1 ₁₀	1 ₁₄
8.	1 ₄	1 ₃	1 ₂	1 ₁₀	1 ₁₀	1 ₁₀

in (2) PC-EN=0

in (3) ID-RR disabled

in (6) when immediate=0 (1imm=0) gets disabled

PC-EN=1

in (7), ID-RR is enabled again