


Digital system prototyping using FPGA

assignment 1

SHAMIL K


1. LOGIC GATES




2.ADDERS

a. HALF ADDER

```
21  
22  
23 module halfadder(  
24     input a,b,  
25     input sum,carry  
26 );  
27     assign sum=a^b;  
28     assign carry=a&b;  
29 endmodule  
30
```



B.Ful




3.SUBTRACTORS

a. HALF SUBTRACTOR

```

module halfsubtractor(input a,b,
    output dif,bout);
    assign dif=a^b;
    assign bout=~a&b;
endmodule

```




b. FULL SUBTRACTOR

```


22
23 module subtractor(
24     input a,b,bin,
25     output dif,bout
26 );
27     assign dif=a^b^bin;
28     assign bout=(~a&b) | (b&bin) | (~a&bin);
29 endmodule
30

```



5. PRIORITY ENC

a. DATAFLOW



b. BEHAVI

```

6 module pencoderb(i,y,v);
7   input [3:0]i;
8   output reg[1:0]y;
9   output reg v;
10  always @(*)
11  begin
12    if(i==4'b0000)
13    begin
14      y=2'b00;
15      v=0;
16    end
17    else if(i==4'b0001)
18    begin
19      y=2'b00;
20      v=1;
21    end
22    else if(i>4'b0001 && i<=4'b0011)
23    begin
24      y=2'b01;
25      v=1;
26    end
27    else if(i>4'b0011 && i<=4'b0111)
28    begin
29      y=2'b10;
30      v=1;
31    end
32    else if(i>4'b0111 && i<=4'b1111)
33    begin
34      y=2'b11;
35      v=1;
36    end
37  end
38 endmodule

```

c. STRUCTUR

```

module pencers(i,y,v);
  input [3:0]i;
  output [1:0]y;
  output v;
  wire [3:0]w;
  or(v,i[0],i[1],i[2],i[3]);
  not(w[0],i[3]);
  not(w[1],i[2]);
  and(w[2],i[2],w[0]);
  or(y[1],i[3],w[2]);
  and(w[3],w[1],i[1],w[0]);
  or(y[0],i[3],w[3]);
endmodule


```


6. DECODERS

a. 2:4 DECOD

```
module decoderd(i,en,y);  
input en;  
input [1:0]i;  
output [3:0]y;  
assign y[0]=(en&~i[1]&~i[0]);  
assign y[1]=(en&~i[1]&i[0]);  
assign y[2]=(en&i[1]&~i[0]);  
assign y[3]=(en&i[1]&i[0]);  
endmodule
```

G)






C:/Users/user/iternship/iternship.sics/sources_/inewidecoder38.v

```

6 // Revision:
7 // Revision 0.01 - File Created
8 // Additional Comments:
9 //
10 //////////////////////////////////////
11
12
13 module decoder38(i,en,y);
14 input en;
15 input [2:0]i;
16 output [7:0]y;
17 wire [2:0]w;
18 not(w[0],i[0]);
19 not(w[1],i[1]);
20 not(w[2],i[2]);
21 and(y[0],en,w[2],w[1],w[0]);
22 and(y[1],en,w[2],w[1],i[0]);
23 and(y[2],en,w[2],i[1],w[0]);
24 and(y[3],en,w[2],i[1],i[0]);
25 and(y[4],en,i[2],w[1],w[0]);
26 and(y[5],en,i[2],w[1],i[0]);
27 and(y[6],en,i[2],i[1],w[0]);
28 and(y[7],en,i[2],i[1],i[0]);
29 endmodule
30
31 module decoder416(i,y);
32 input [3:0]i;
33 output [15:0]y;
34 wire w;
35 not(w,i[3]);


```



d. 4:16 DECC



```
22
23 module decoder416b(i,en,y);
24     input [3:0]i;
25     input en;
26     output reg[15:0]y;
27     always @(*)
28     begin
29         if(en==1)
30         begin
31             case(i)
32                 4'b0000: y=16'h0001;
33                 4'b0001: y=16'h0002;
34                 4'b0010: y=16'h0004;
35                 4'b0011: y=16'h0008;
36                 4'b0100: y=16'h0010;
37                 4'b0101: y=16'h0020;
38                 4'b0110: y=16'h0040;
39                 4'b0111: y=16'h0080;
40                 4'b1000: y=16'h0100;
41                 4'b1001: y=16'h0200;
42                 4'b1010: y=16'h0400;
43                 4'b1011: y=16'h0800;
44                 4'b1100: y=16'h1000;
45                 4'b1101: y=16'h2000;
46                 4'b1110: y=16'h4000;
47                 4'b1111: y=16'h8000;
48             endcase
49         end
50     else
51         y=0;
52     end
53 endmodule
54
```


3



7.FLIPFLOPS

a.SR Flipflops





```

13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module flipflop(
23     input d,clk,
24     output reg q
25 );
26
27     always@(posedge clk)begin
28         q<=d;
29     end
30
31 endmodule
32

```


b.D flipflop

```

14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module flipflop(
23     input d,enable,
24     output q,qbar
25 );
26
27     assign notd=~d;
28     assign a=(notd&enable);
29     assign b=(d&enable);
30     assign q=~(a|qbar);
31     assign qbar=~(b|q);
32 endmodule
33

```

c.dlatch



d.JK flipflop

```
flipflop.v x Untitled 7 x
C:/Users/prana/amd vivado/project_17/project_17.srscs/sources_1/new/flipflop.v

14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////
21
22
23 module flipflop(
24     input j,k,clk,
25     output q,qbar
26 );
27     assign s=(j&clk&qbar);
28     assign r=(k&clk&q);
29     assign q=~(s&qbar);
30     assign qbar=~(r&q);
31
32 endmodule
33
```

