Digital system prototyping using FPGA assignment 1

SHAMIL K


1. LOGIC GATES


```
23
                           module logicgates(
       ⊕, ⊝,
                               input a,b,
                               output yo,ya,yx,yn,ynr,ynt,yxn
Name
                 27
                               assign yo=a|b;
                               assign ya=a&b;
                               assign yx=a^b;
                 30
                               assign yn=~(a&b);
                 31
                               assign ynr=~(a|b);
                               assign ynt=~a;
                 33
                               assign yxn=~(a^b);
                           endmodule:
```

2.ADDERS

a. HALF ADDER

```
21
22
         module halfadder(
23 🖯
24
              input a,b,
25
             input sum, carry
26
             assign sum=a^b;
27
             assign carry=a&b;
28
29 🖨
          endmodule
30 ;
```






3.SUBTRACTORS



```
module halfsubtractor(input a,b,
    output dif,bout);
assign dif=a^b;
assign bout=~a&b;
endmodule
```



b. FULL SUBTRACTOR

```
module subtractor(

input a,b,bin,


output dif,bout

;

assign dif=a^b^bin;

assign bout=(~a&b)|(b&bin)|(~a&bin);

endmodule
```






```
b. BEHAVI be module pencoderb(i,y,v); input [3:01]:
             B : output reg[1:0]y;
             9 output reg v;
             0 □ always @(*)
             1 🖯 begin
             2 - if(i==4'b0000)
             3 🖯 begin
             4 y=2'b00;
             5 v=0;
             6 ⊕ end
             ∃ 🖯 begin
                y=2'b00;
             0 v=1;
             l ⊕ end
             2 ⊖ else if(i>4'b0001 && i<=4'b0011)
             3 ⊖ begin
             4  y=2'b01;
             5 v=1;
             6 ← end
             7   else if(i>4'b0011 && i<=4'b0111)
             B ⊕ begin
             9 y=2'b10;
             0 v=1;
             l ⊕ end
             2   else if(i>4'b0lll && i<=4'bllll)
             3 🖯 begin
             4 y=2'b11;
             5 ; v=1;
             6 🖨 end
             7 🖨 end
             B ← endmodule
             9 :
```


```
c. STRUCTUR module pencoders(i, y, v);
                     input [3:0]i;
                      output [1:0]y;
                     output v;
                     wire [3:0]w;
                     or(v,i[0],i[1],i[2],i[3]);
                     not(w[0],i[3]);
                     not(w[1],i[2]);
                     and(w[2],i[2],w[0]);
                     or(y[1],i[3],w[2]);
                     and(w[3],w[1],i[1],w[0]);
                     or(y[0],i[3],w[3]);
                     endmodule
```

6. DECODERS

a. 2:4 DECOD

```
module decoderd(i,en,y);
input en;
input [1:0]i;
output [3:0]y;
assign y[0]=(en&~i[1]&~i[0]);
assign y[1]=(en&~i[1]&i[0]);
assign y[2]=(en&i[1]&~i[0]);
assign y[3]=(en&i[1]&i[0]);
endmodule
```





>./Osers/user/internship/internship.srcs/sources_n/new/uecouerso.v

¼ [3]

¥ [2] ¥ [1]

¼ [0] **₩** y[15:0]


74 [15]

0

0

0001


0002 0004



0008 \ 0010 \ 0020 \ 0040 \ 0080 \ 0100 \ 0200 \ 0400 \ 0800 \ 1000 \ 2000 \ 4000


d. 4:16 DECC


```
3
23 🖯
         module decoder416b(i,en,y);
24
         input [3:0]i;
25
          input en;
26
          output reg[15:0]y;
27 🖯
         always @(*)
28 🖯
          begin
29 🖨
         if (en==1)
30 □
          begin
31 🖨
      0
          case(i)
      0
32
             4'b00000: y=16'h0001;
      0
33
             4'b0001: y=16'h0002;
     0
34
             4'b0010: y=16'h0004;
      0
35
             4'b0011: y=16'h0008;
      0
             4'b0100: y=16'h0010;
36
37
             4'b0101: y=16'h0020;
      0
             4'b0110: y=16'h0040;
38
      0
39
             4'b0111: y=16'h0080;
     0
40
             4'b1000: y=16'h0100;
      0
41
             4'b1001: y=16'h0200;
      0
42
             4'b1010: y=16'h0400;
     0
43
             4'b1011: y=16'h0800;
     0
44
             4'b1100: y=16'h1000;
     0
45
             4'b1101: y=16'h2000;
      0
46
             4'b1110: y=16'h4000;
      0
47
             4'b1111: y=16'h8000;
48 🖨
          endcase
49 🗀
          end
50
          else
51 🗀
         y=0;
52 🖨
          end
53 🗀
          endmodule
54
```




7.FLIPFLOPS

a.SR Flipflops








```
flipflop.v × Untitled 4 ×
                                                                                                       ? 🗆 🖸
C:/Users/prana/amd vivado/project_17/project_17.srcs/sources_1/new/flipflop.v
Q 🕍 🛧 🥕 🐰 🖺 ኬ 🗙 // 🖩 🔉
                                                                                                            ٠
          // Dependencies:
14
15
16
17
18
          // Revision:
// Revision 0.01 - File Created
// Additional Comments:
20 🖨
22 |
23 |
24 |
25 |
26 |
           module flipflop(
           input d,clk,
output reg q
27 © O
28 : O
29 @
               always@(posedge clk)begin
               end
30 |
31 |
32 |
           endmodule
                                                                                                                b.D flipflop
```

2 0

flipflop.v × Untitled 6 × Ф C:/Users/prana/amd vivado/project_17/project_17.srcs/sources_1/new/flipflop.v × Ф // Dependencies: // // Revision: // Revision 0.01 - File Created // Additional Comments: 14 16 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | module flipflop(input d, enable, output q,qbar 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 |): 00000 assign a=(notd&enable); assign b=(d&enable); assign q=~(a|qbar); assign qbar=~(b|q); endmodule

c.dlatch

? 🗆 🖸



d.JK flipflop

```
flipflop.v
         × Untitled 7
                                                                                     ? 🗆 🖸
                                                                                          ×
C:/Users/prana/amd vivado/project_17/project_17.srcs/sources_1/new/flipflop.v
       ★ → X ■ ■ X // ■ ♀
                                                                                          o
         // Dependencies:
15
         // Revision:
16
         // Revision 0.01 - File Created
17
         // Additional Comments:
20 🖨
21
22
23 🖨
         module flipflop(
24
            input j, k, clk,
25
          output q,qbar
26
27
           assign s=(j&clk&qbar);
     0
           assign r=(k&clk&q);
     0
29
           assign q=~(s&qbar);
30 ;
           assign qbar=~(r&q);
31
32 🖨
         endmodule
33 ¦
```

