Digital system prototyping using FPGA

assignment 1

SHAMIL K

1. LOGIC GATES



2.ADDERS

a. HALF ADDER

```
21
22
23  module halfadder(
24      input a,b,
25      input sum,carry
26      );
27      assign sum=a^b;
28      assign carry=a&b;
29  endmodule
30
```



B.Ful



3.SUBTRACTORS

a. HALF SUBTRACTC

```
module halfsubtractor(input a,b,
    output dif,bout);
    assign dif=a^b;
    assign bout=~a&b;
endmodule
```



b. FULL SUBTRACTOR

```
22
23  module subtractor(
24      input a,b,bin,
25      output dif,bout
26      );
27      assign dif=a^b^bin;
28      assign bout=(~a&b)|(b&bin)|(~a&bin);
29  endmodule
30
```

5. PRIORITY ENC

a. DATAFLOW

```
22
23  module encoder(
24      input [3:0] i,
    ////////////////////////////////////////


module pencoderd(i,y,v);
input [3:0]i;
output [1:0]y;
output v;
assign y[0]=(i[3]|(~i[3]&~i[2]&i[1]));
assign y[1]=(i[3]|(~i[3]&i[2]));
assign v=i[3]|i[2]|i[1]|i[0];
endmodule
```



b. BEHAVI

```
module pencoderb(i,y,v);
input [3:0]i;
output reg[1:0]y;
output reg v;
always @(*)
begin
if(i==4'b0000)
begin
y=2'b00;
v=0;
end
else if(i==4'b0001)
begin
y=2'b00;
v=1;
end
else if(i>4'b0001 && i<=4'b0011)
begin
y=2'b01;
v=1;
end
else if(i>4'b0011 && i<=4'b0111)
begin
y=2'b10;
v=1;
end
else if(i>4'b0111 && i<=4'b1111)
begin
y=2'b11;
v=1;
end
end
endmodule
```

c. STRUCTUR

```
module pencoders(i,y,v);
input [3:0]i;
output [1:0]y;
output v;
wire [3:0]w;
or(v,i[0],i[1],i[2],i[3]);
not(w[0],i[3]);
not(w[1],i[2]);
and(w[2],i[2],w[0]);
or(y[1],i[3],w[2]);
and(w[3],w[1],i[1],w[0]);
or(y[0],i[3],w[3]);
endmodule
```

6. DECODERS

a. 2:4 DECOD G)

```
module decoderd(i,en,y);
input en;
input [1:0]i;
output [3:0]y;
assign y[0]=(en&~i[1]&~i[0]);
assign y[1]=(en&~i[1]&i[0]);
assign y[2]=(en&i[1]&~i[0]);
assign y[3]=(en&i[1]&i[0]);
endmodule
```




```
module decoderb(i,en,y);
input en;
input [1:0]i;
output reg[3:0]y;
always @(*)
begin
if(en==0)
y=0;
else if(en==1)
begin
if(i==2'b00)
y=4'b0001;
else if(i==2'b01)
y=4'b0010;
else if(i==2'b10)
y=4'b0100;
else if(i==2'b11)
y=4'b1000;
else
y=0;
end
end
endmodule
```



C:/Users/dsel/Internship/Internship.srcs/sources_1/new/decoder38.v

```
6   // Revision:
7   // Revision 0.01 - File Created
8   // Additional Comments:
9   //
0   //////////////////////////////////////////////////////////////////////////////////
1
2
3   module decoder38(i,en,y);
4   input en;
5   input [2:0]i;
6   output [7:0]y;
7   wire [2:0]w;
8   not(w[0],i[0]);
9   not(w[1],i[1]);
0   not (w[2],i[2]);
1   and(y[0],en,w[2],w[1],w[0]);
2   and(y[1],en,w[2],w[1],i[0]);
3   and(y[2],en,w[2],i[1],w[0]);
4   and(y[3],en,w[2],i[1],i[0]);
5   and(y[4],en,i[2],w[1],w[0]);
6   and(y[5],en,i[2],w[1],i[0]);
7   and(y[6],en,i[2],i[1],w[0]);
8   and(y[7],en,i[2],i[1],i[0]);
9   endmodule
0
1   module decoder416(i,y);
2   input [3:0]i;
3   output [15:0]y;
4   wire w;
5   not(w,i[3]);
```



d. 4:16 DECC S

```
22
23      module decoder416b(i,en,y);
24      input [3:0]i;
25      input en;
26      output reg[15:0]y;
27      always @(*)
28      begin
29      if(en==1)
30      begin
31      case(i)
32          4'b0000: y=16'h0001;
33          4'b0001: y=16'h0002;
34          4'b0010: y=16'h0004;
35          4'b0011: y=16'h0008;
36          4'b0100: y=16'h0010;
37          4'b0101: y=16'h0020;
38          4'b0110: y=16'h0040;
39          4'b0111: y=16'h0080;
40          4'b1000: y=16'h0100;
41          4'b1001: y=16'h0200;
42          4'b1010: y=16'h0400;
43          4'b1011: y=16'h0800;
44          4'b1100: y=16'h1000;
45          4'b1101: y=16'h2000;
46          4'b1110: y=16'h4000;
47          4'b1111: y=16'h8000;
48      endcase
49      end
50      else
51      y=0;
52      end
53      endmodule
54
```



7.FLIPFLOPS

a.SR Flipflops


flipflop.v
Untitled 2
Name
Value
s
r
q
qbar
a
b
0
1
0
1
1
0
/flipflop/b
10,999,998 ps
11,0


flipflop.v
Untitled 2
Name
Value
s
r
q
qbar
a
b
1
0
1
0
0
1
20,999,998 ps
21,0





b.D flipflop



c.dlatch



d.JK flipflop




flipflop.v
Untitled 7
Name
Value
j
k
clk
q
qbar
s
r
1
1
1
0
1
1
0
40,999,998 ps


flipflop.v
Untitled 7
Name
Value
j
k
clk
q
qbar
/flipflop/qbar
r
0
1
1
1
0
0
1
50,999,998 ps