


Pipelines Temperature Controller

Specifications:

- 1- Temperature range from 100 C to 300 C
- 2- ADC 8 bits used to digitalize the signal from temperature sensor
- 3- Alarm at 250 C, shut down at 300 C
- 4- System should have reset

System Design:



This diagram created by draw.io: For best view please follow link https://shorturl.at/bxyX7


Temp Sensor: analog device used to sense the temperature of pipes and send it in analog signal to the ADC.

ADC: abbreviation to "analog to digital converter" which is a device used to digitalize the analog signal can process it easily in thee digital domain.

We have 8 bits ADC, so we have 2^8 or 256 level to represent the range from 100 to 300 C.

201(from 100 to 300) value need to digitize it in 256 level so the level will equal 201/256 = 0.78515625

So, 0.785 C is the least value can the ADC sense and that called code width which represent the resolution of the converter and the analog reference voltage (VREF)





ACD output table:

Degree in analog	ADC output
100 C	8'h00
100.7852 C	8'h01
101.5703 C	8'h02
•	•
300 C	8'hff


Controller: it will be FSM has 3 states:

Normal state: alarm and shut down flags = 0 and it's the state when temperature less than or equals 250 C

Alarm state: alarm flag = 1 and shut down flag = 0 and it's the state when temperature less than 300 C and greater than 250 C

Shut down state: alarm flag =0 and shut down flag = 1 and it's the state when temperature equals 300 C

FSM Diagram:





Digital clock: it will used to display the temperature of pipes in hexadecimal format so it will be 3 pieces of 7segment display to can represent the range from 100 to 300.

We will take the value coming from ADC and add to it 100 then display it in the 7segments.


Why we add 100 to the output of ADC?

as we said before to maximize the usage of ADC we divide the levels (256) to the range of degrees (100-300) to have resolution of 0.78515625 C and that is the minimum amount of temperature can the ADC sense and 0 in ADC represent 100C in the pipes so we add 100 to the ADC output to display the correct temperature in the pipes.

A-table show input and output

Туре	Port	Description	Possible Values
	clk	Clock signal for	Low (0)
Inputs		synchronous	High (1)
		operation.	
	reset	Asynchronous active-	reset (0)
		low reset signal.	not reset (1)
	adc_out	8-bit input	From 0 to 255 to
		representing the	represent the
		output from an ADC	range from 100 to
		(Analog-to-Digital	300 in
		Converter), which	temperature
		likely measures the	
		temperature.	0 → 100C
			255 → 300C
Outputs	alarm	Indicates whether the	1 → temperature
		temperature is in an	between 250 and
		alarming state (1) or	300
		not (0).	
	Shout down	Indicates whether the	1 → temperature
		system should shut	equals 300
		down (1) or not (0).	

B-Pipe system icon design:



C- Do you suggest a certain sensor?

The accuracy of the system depends on the accuracy of the ADC and temperature sensor. An 8-bit ADC can represent 2^8 or 256 level to represent the range from 100 to 300 C.

201(from 100 to 300) value need to digitize it in 256 level so the level will equal 201/256 = 0.78515625 C and that is the resolution of the system, and the minimum temperature can ADC sense.

The choice of temperature sensor depends on factors like accuracy, resolution, response time, and cost. Without knowing these specifics, it's hard to recommend a particular sensor. However, for higher accuracy, you might consider using a higher-resolution ADC and a temperature sensor with better accuracy and resolution.

Limitation of temperature sensor may be:

Accuracy

Resolution

Response Time

D- Deliver the Verilog models for your design. I made the files of:

FSM (pipe temp).v

Digital clock.v

Testbench.v

E-Provide the test vectors and test plan for your implementation.

Current state	Next state	Test vector	Expected output	State
	Normal state	Adc_out= 100	Alarm =0	succeeded
Normal state			Shut down = 0	
	Alarm state	Adc_out= 200	Alarm =1	succeeded
			Shut down = 0	
	Shut down state	Adc_out= 255	Alarm =0	succeeded
			Shut down = 1	
	Normal state	Adc_out= 0	Alarm =0	succeeded
Alarm state			Shut down = 0	
	Alarm state	Adc_out= 200	Alarm =1	succeeded
			Shut down = 0	
	Shut down state	Adc_out= 255	Alarm =0	succeeded
			Shut down = 1	
	Normal state	Adc_out= 0	Alarm =0	succeeded
Shut down state			Shut down = 0	
	Alarm state	Adc_out= 200	Alarm =1	succeeded
			Shut down = 0	
	Shut down state	Adc_out= 255	Alarm =0	succeeded
			Shut down = 1	




Simulation result:

```
# testcase passed
# testcase passed
# testcase passed
# *********** finishing test the normal operation ******************************
# ************ test the alarm operation *****************
# testcase passed
# testcase passed
# testcase passed
 ******** test the alarm operation **********************
# testcase passed
# testcase passed
# ** Note: $stop : D:/verilog/free/Temp. Sensor/testbench.v(114)
# Time: 150009 ps Iteration: 0 Instance: /tb
# Break in Module tb at D:/verilog/free/Temp. Sensor/testbench.v line 114
```

Bonus

F-Synthesize the PipeTemp architecture:

Flow Summary <		Flow Summary	Flow Summary <	
		<pre><<filter>></filter></pre>		
Flow Status Quartus Prime Version Revision Name Top-level Entity Name Family Total logic elements Total registers Total pins Total virtual pins Total memory bits Embedded Multiplier 9-bit elements Total PLLs Device Timing Models	Successful - Mon Apr 29 19:15:24 2024 18.1.0 Build 625 09/12/2018 SJ Lite Edition PipeTemp PipeTemp Cyclone IV E 5 / 6,272 (< 1 %) 2 12 / 92 (13 %) 0 0 / 276,480 (0 %) 0 / 30 (0 %) 0 / 2 (0 %) EP4CE6E22C6 Final	Flow Status Quartus Prime Version Revision Name Top-level Entity Name Family Total logic elements Total registers Total pins Total virtual pins Total memory bits Embedded Multiplier 9-bit elements Total PLLs Device Timing Models	Successful - Mon Apr 29 19:11:20 2024 18.1.0 Build 625 09/12/2018 SJ Lite Edition PipeTemp SevenSegmentDisplay Cyclone IV E 20 / 6,272 (< 1 %) 0 29 / 92 (32 %) 0 0 / 276,480 (0 %) 0 / 30 (0 %) 0 / 2 (0 %) EP4CE6E22C6 Final	





Computer Architecture

Dr. ahmed shalaby

التيم ال مشتغلش:

Mohamed Mohamed alsariti	22101901
Shams Abd elhalim Abo ganam	22101040
Rana kamal	

