


Assignment Integer Clock Divider


Name

Shams Khaled Ezzat

1. Initializing ports



2. Dividing clk frequency by 2 with enable =0




Shams Khaled Ezzat


clock divider



3. Dividing clk frequency by 2 with active enable



4. Dividing clk frequency by 4 with active enable




Shams Khaled Ezzat

clock divider




5. Dividing clk frequency by 6 with active enable



6. Dividing clk frequency by 1 with active enable



7. Dividing clk frequency by 3 with active enable




Shams Khaled Ezzat


clock divider



8. Dividing clk frequency by 5 with active enable



9. Dividing clk frequency by 7 with active enable



10. Full wave form



clock divider



Design

```
thint_clk_div.v > 🗗 int_clk_div
      module int_clk_div(
          input i_ref_clk,
          input i_rst_n,
          input i_clk_en,
          input [7:0] i_div_ratio,
          output o_div_clk
      wire clk_div_en;
      wire odd;
      wire [7:0] half_togg;
      wire [7:0] half_togg_pl;
      reg [7:0] counter;
      reg flag;
      reg div_clk_reg;
      assign o_div_clk = (!i_rst_n)? 1'b0 :(i_clk_en && (i_div_ratio > 1)) ? div_clk_reg : i_ref_clk;
      assign clk_div_en = i_clk_en && ( i_div_ratio != 0) && ( i_div_ratio != 1);
      assign odd = i_div_ratio[0];
      assign half_togg = i_div_ratio >> 1;
      assign half_togg_pl = i_div_ratio - half_togg;
      always @(posedge i_ref_clk or negedge i_rst_n) begin
          if (!i_rst_n)begin
              div_clk_reg <= 1'h0;</pre>
              counter <= 8'h0;</pre>
               flag <= 1'h0 ;
          else if(clk_div_en)begin
               if (!odd && counter == half_togg-1)begin
                  div_clk_reg <=! o_div_clk ;</pre>
                   counter <= 'h0 ;
               else if (odd && ((counter == half_togg-1 && flag) || (counter == half_togg_pl-1 && !flag)))begin
                   div_clk_reg <= ! o_div_clk ;</pre>
                   counter <= 'h0 ;</pre>
                   flag <= !flag ;</pre>
               end
                   counter <= counter + 'h1 ;</pre>
          else begin
                         <= 8'd0;
               counter
                         <= 1'b0;
               flag
          end
```

clock divider



> Testbench

```
reg i_ref_clk;
        reg i_clk_en;
reg [7:0] i_div_ratio;
        .i_ref_clk (i_ref_clk),
        .i_rst_n (i_rst_n),
.i_clk_en (i_clk_en),
         .i_div_ratio(i_div_ratio),
         .o_div_clk (o_div_clk)
     always #5 i_ref_clk =~i_ref_clk;
     $dumpvars;
         initialize_ports();
         randomize_inputs(0,2);
         randomize_inputs(1,2);
         randomize_inputs(1,4);
         randomize_inputs(1,6);
         randomize_inputs(0,4);
         randomize_inputs(1,3);
         randomize_inputs(1,5);
         randomize_inputs(1,7);
         randomize_inputs(1,1);
     $stop;
```

> Tasks

```
task initialize_ports();
begin

i_ref_clk =0;
i_rst_n =0;
i_clk_en =0;
i_div_ratio =1;
@(negedge i_ref_clk);
end

task reset();
begin

i_rst_n =0;
@(negedge i_ref_clk);
i_rst_n =1;
@(negedge i_ref_clk);
i_rst_n =1;
@(negedge i_ref_clk);
end

task randomize_inputs(input clk_en, input [7:0] div_ratio);
begin

i_clk_en = clk_en;
i_div_ratio = div_ratio;
repeat(20)@(negedge i_ref_clk);
end
endtask
end
endtask
end
endtask
end
endmodule
```

clock divider



Run file

```
Frun.do
1 vlib work
2 vlog -f src_files.list
3 vsim -voptargs=+acc work.int_clk_div_tb
4 do wave.do
5 run -all
6 #quit -sim
```

Source list

Wave.do

```
■ wave.do

    onerror {resume}
     quietly WaveActivateNextPane {} 0
     add wave -noupdate /int_clk_div_tb/DUT/i_rst_n
     add wave -noupdate /int_clk_div_tb/DUT/clk_div_en
     add wave -noupdate /int_clk_div_tb/DUT/i_clk_en
     add wave -noupdate /int_clk_div_tb/DUT/odd
     add wave -noupdate /int clk div tb/DUT/i ref clk
     add wave -noupdate -color {Orange Red} /int_clk_div_tb/DUT/o_div_clk
     add wave -noupdate -color White /int_clk_div_tb/DUT/i_div_ratio
     add wave -noupdate /int_clk_div_tb/DUT/half_togg_pl
     add wave -noupdate /int_clk_div_tb/DUT/half_togg
     add wave -noupdate /int_clk_div_tb/DUT/flag
     add wave -noupdate -color Blue /int_clk_div_tb/DUT/counter
     TreeUpdate [SetDefaultTree]
     WaveRestoreCursors {{Cursor 1} {195 ns} 0}
     quietly wave cursor active 1
     configure wave -namecolwidth 150
     configure wave -valuecolwidth 100
     configure wave -justifyvalue left
     configure wave -signalnamewidth 1
     configure wave -snapdistance 10
     configure wave -datasetprefix 0
     configure wave -rowmargin 4
     configure wave -childrowmargin 2
     configure wave -gridoffset 0
     configure wave -gridperiod 1
     configure wave -griddelta 40
     configure wave -timeline 0
     configure wave -timelineunits ns
     update
     WaveRestoreZoom {0 ns} {557 ns}
```